Verfügbarkeit: Trustworthy Hardware Design: Combinational Logic Locking Techniques

Trustworthy Hardware Design: Combinational Logic Locking Techniques:

Gespeichert in:

Bibliographische Detailangaben
Beteiligte Personen:	Yasin, Muhammad (VerfasserIn), Rajendran, Jeyavijayan (JV) (VerfasserIn), Sinanoglu, Ozgur (VerfasserIn)
Format:	Elektronisch E-Book
Sprache:	Englisch
Veröffentlicht:	Cham Springer International Publishing 2020 Cham Springer
Ausgabe:	1st ed. 2020
Schriftenreihe:	Analog Circuits and Signal Processing
Schlagwörter:	Circuits and Systems Logic Design Arithmetic and Logic Structures Systems engineering Logic design Computer science
Links:	https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2 https://doi.org/10.1007/978-3-030-15334-2
Umfang:	1 Online-Ressource (XXI, 142 p. 65 illus., 58 illus. in color)
ISBN:	9783030153342
ISSN:	1872-082X
DOI:	10.1007/978-3-030-15334-2

Internformat

MARC


LEADER	00000nam a2200000zcb4500
001	BV046190099
003	DE-604
005	00000000000000.0
007	cr\|uuu---uuuuu
008	191009s2020 xx o\|\|\|\| 00\|\|\| eng d
020			\|a 9783030153342 \|c Online \|9 978-3-030-15334-2
024	7		\|a 10.1007/978-3-030-15334-2 \|2 doi
035			\|a (ZDB-2-ENG)9783030153342
035			\|a (OCoLC)1123159428
035			\|a (DE-599)BVBBV046190099
040			\|a DE-604 \|b ger \|e rda
041	0		\|a eng
049			\|a DE-1050 \|a DE-860 \|a DE-91 \|a DE-1046 \|a DE-Aug4 \|a DE-898 \|a DE-861 \|a DE-523 \|a DE-859 \|a DE-863 \|a DE-862 \|a DE-92 \|a DE-573 \|a DE-M347 \|a DE-706 \|a DE-634 \|a DE-1043
082	0		\|a 621.3815 \|2 23
084			\|a MAS 000 \|2 stub
084			\|a ELT 000 \|2 stub
100	1		\|a Yasin, Muhammad \|e Verfasser \|4 aut
245	1	0	\|a Trustworthy Hardware Design: Combinational Logic Locking Techniques \|c by Muhammad Yasin, Jeyavijayan (JV) Rajendran, Ozgur Sinanoglu
250			\|a 1st ed. 2020
264		1	\|a Cham \|b Springer International Publishing \|c 2020
264		1	\|a Cham \|b Springer
300			\|a 1 Online-Ressource (XXI, 142 p. 65 illus., 58 illus. in color)
336			\|b txt \|2 rdacontent
337			\|b c \|2 rdamedia
338			\|b cr \|2 rdacarrier
490	0		\|a Analog Circuits and Signal Processing \|x 1872-082X
650		4	\|a Circuits and Systems
650		4	\|a Logic Design
650		4	\|a Arithmetic and Logic Structures
650		4	\|a Systems engineering
650		4	\|a Logic design
650		4	\|a Computer science
700	1		\|a Rajendran, Jeyavijayan (JV) \|4 aut
700	1		\|a Sinanoglu, Ozgur \|4 aut
776	0	8	\|i Erscheint auch als \|n Druck-Ausgabe \|z 978-3-030-15333-5
776	0	8	\|i Erscheint auch als \|n Druck-Ausgabe \|z 978-3-030-15335-9
776	0	8	\|i Erscheint auch als \|n Druck-Ausgabe \|z 978-3-030-15336-6
856	4	0	\|u https://doi.org/10.1007/978-3-030-15334-2 \|x Verlag \|z URL des Erstveröffentlichers \|3 Volltext
912			\|a ZDB-2-ENG
940	1		\|q ZDB-2-ENG_2020_Fremddaten
943	1		\|a oai:aleph.bib-bvb.de:BVB01-031569484
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-634 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-1043 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-1102 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-1046 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-Aug4 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-1050 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-573 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-M347 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-92 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-898 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-859 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-860 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-861 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-863 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-862 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-523 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-91 \|p ZDB-2-ENG \|x Verlag \|3 Volltext
966	e		\|u https://doi.org/10.1007/978-3-030-15334-2 \|l DE-706 \|p ZDB-2-ENG \|x Verlag \|3 Volltext

Datensatz im Suchindex

DE-BY-TUM_katkey	2434606
_version_	1821932699778023424
any_adam_object
author	Yasin, Muhammad Rajendran, Jeyavijayan (JV) Sinanoglu, Ozgur
author_facet	Yasin, Muhammad Rajendran, Jeyavijayan (JV) Sinanoglu, Ozgur
author_role	aut aut aut
author_sort	Yasin, Muhammad
author_variant	m y my j j r jj jjr o s os
building	Verbundindex
bvnumber	BV046190099
classification_tum	MAS 000 ELT 000
collection	ZDB-2-ENG
ctrlnum	(ZDB-2-ENG)9783030153342 (OCoLC)1123159428 (DE-599)BVBBV046190099
dewey-full	621.3815
dewey-hundreds	600 - Technology (Applied sciences)
dewey-ones	621 - Applied physics
dewey-raw	621.3815
dewey-search	621.3815
dewey-sort	3621.3815
dewey-tens	620 - Engineering and allied operations
discipline	Maschinenbau / Maschinenwesen Elektrotechnik / Elektronik / Nachrichtentechnik
doi_str_mv	10.1007/978-3-030-15334-2
edition	1st ed. 2020
format	Electronic eBook
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03693nam a2200733zcb4500</leader><controlfield tag="001">BV046190099</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr\|uuu---uuuuu</controlfield><controlfield tag="008">191009s2020 xx o\|\|\|\| 00\|\|\| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9783030153342</subfield><subfield code="c">Online</subfield><subfield code="9">978-3-030-15334-2</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-3-030-15334-2</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-2-ENG)9783030153342</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1123159428</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV046190099</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1050</subfield><subfield code="a">DE-860</subfield><subfield code="a">DE-91</subfield><subfield code="a">DE-1046</subfield><subfield code="a">DE-Aug4</subfield><subfield code="a">DE-898</subfield><subfield code="a">DE-861</subfield><subfield code="a">DE-523</subfield><subfield code="a">DE-859</subfield><subfield code="a">DE-863</subfield><subfield code="a">DE-862</subfield><subfield code="a">DE-92</subfield><subfield code="a">DE-573</subfield><subfield code="a">DE-M347</subfield><subfield code="a">DE-706</subfield><subfield code="a">DE-634</subfield><subfield code="a">DE-1043</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">MAS 000</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 000</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Yasin, Muhammad</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Trustworthy Hardware Design: Combinational Logic Locking Techniques</subfield><subfield code="c">by Muhammad Yasin, Jeyavijayan (JV) Rajendran, Ozgur Sinanoglu</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1st ed. 2020</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cham</subfield><subfield code="b">Springer International Publishing</subfield><subfield code="c">2020</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Cham</subfield><subfield code="b">Springer</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XXI, 142 p. 65 illus., 58 illus. in color)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Analog Circuits and Signal Processing</subfield><subfield code="x">1872-082X</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Arithmetic and Logic Structures</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Logic design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer science</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Rajendran, Jeyavijayan (JV)</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sinanoglu, Ozgur</subfield><subfield code="4">aut</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">978-3-030-15333-5</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">978-3-030-15335-9</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">978-3-030-15336-6</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">ZDB-2-ENG_2020_Fremddaten</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-031569484</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-634</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-1043</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-1102</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-1046</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-Aug4</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-1050</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-573</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-M347</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-92</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-898</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-859</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-860</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-861</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-863</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-862</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-523</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-91</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-3-030-15334-2</subfield><subfield code="l">DE-706</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection>
id	DE-604.BV046190099
illustrated	Not Illustrated
indexdate	2024-12-20T18:45:33Z
institution	BVB
isbn	9783030153342
issn	1872-082X
language	English
oai_aleph_id	oai:aleph.bib-bvb.de:BVB01-031569484
oclc_num	1123159428
open_access_boolean
owner	DE-1050 DE-860 DE-91 DE-BY-TUM DE-1046 DE-Aug4 DE-898 DE-BY-UBR DE-861 DE-523 DE-859 DE-863 DE-BY-FWS DE-862 DE-BY-FWS DE-92 DE-573 DE-M347 DE-706 DE-634 DE-1043
owner_facet	DE-1050 DE-860 DE-91 DE-BY-TUM DE-1046 DE-Aug4 DE-898 DE-BY-UBR DE-861 DE-523 DE-859 DE-863 DE-BY-FWS DE-862 DE-BY-FWS DE-92 DE-573 DE-M347 DE-706 DE-634 DE-1043
physical	1 Online-Ressource (XXI, 142 p. 65 illus., 58 illus. in color)
psigel	ZDB-2-ENG ZDB-2-ENG_2020_Fremddaten
publishDate	2020
publishDateSearch	2020
publishDateSort	2020
publisher	Springer International Publishing Springer
record_format	marc
series2	Analog Circuits and Signal Processing
spellingShingle	Yasin, Muhammad Rajendran, Jeyavijayan (JV) Sinanoglu, Ozgur Trustworthy Hardware Design: Combinational Logic Locking Techniques Circuits and Systems Logic Design Arithmetic and Logic Structures Systems engineering Logic design Computer science
title	Trustworthy Hardware Design: Combinational Logic Locking Techniques
title_auth	Trustworthy Hardware Design: Combinational Logic Locking Techniques
title_exact_search	Trustworthy Hardware Design: Combinational Logic Locking Techniques
title_full	Trustworthy Hardware Design: Combinational Logic Locking Techniques by Muhammad Yasin, Jeyavijayan (JV) Rajendran, Ozgur Sinanoglu
title_fullStr	Trustworthy Hardware Design: Combinational Logic Locking Techniques by Muhammad Yasin, Jeyavijayan (JV) Rajendran, Ozgur Sinanoglu
title_full_unstemmed	Trustworthy Hardware Design: Combinational Logic Locking Techniques by Muhammad Yasin, Jeyavijayan (JV) Rajendran, Ozgur Sinanoglu
title_short	Trustworthy Hardware Design: Combinational Logic Locking Techniques
title_sort	trustworthy hardware design combinational logic locking techniques
topic	Circuits and Systems Logic Design Arithmetic and Logic Structures Systems engineering Logic design Computer science
topic_facet	Circuits and Systems Logic Design Arithmetic and Logic Structures Systems engineering Logic design Computer science
url	https://doi.org/10.1007/978-3-030-15334-2
work_keys_str_mv	AT yasinmuhammad trustworthyhardwaredesigncombinationallogiclockingtechniques AT rajendranjeyavijayanjv trustworthyhardwaredesigncombinationallogiclockingtechniques AT sinanogluozgur trustworthyhardwaredesigncombinationallogiclockingtechniques

Verfügbarkeit

Bestellen (Login erforderlich)

Online lesen