An ASIC low power primer: analysis, techniques and specification
<p>This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts...
Gespeichert in:
| Beteilige Person: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | Englisch |
| Veröffentlicht: |
New York, NY [u.a.]
Springer
2013
|
| Schlagwörter: | |
| Links: | https://doi.org/10.1007/978-1-4614-4271-4 https://doi.org/10.1007/978-1-4614-4271-4 https://doi.org/10.1007/978-1-4614-4271-4 https://doi.org/10.1007/978-1-4614-4271-4 https://doi.org/10.1007/978-1-4614-4271-4 https://doi.org/10.1007/978-1-4614-4271-4 https://doi.org/10.1007/978-1-4614-4271-4 https://doi.org/10.1007/978-1-4614-4271-4 https://doi.org/10.1007/978-1-4614-4271-4 |
| Zusammenfassung: | <p>This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design.</p><ul><li>Starts from the ground-up and explains what power is, how it is measured and how it impacts on the ASIC design process;</li><li> Provides essential information in an easy to read and understand format, using basic examples;</li><li>Explains what power intent is, how to describe it precisely and what techniques can be used to achieve the power intent with the two key standards, the Unified Power Format (UPF) and Common Power Format (CPF).</li></ul> |
| Beschreibung: | <p>Introduction -- Modeling of Power in Core Logic -- Modeling of Power in IOS and Micro Blocks -- Power and Analysis in ASCIS -- Design Intent for Power Management -- Architectural Techniques for Low Power -- Low Power Implementation Techniques -- UPF Power Specification -- CPF Power Specification -- Appendix A -- Appendix B -- Bibliography -- Index.</p> |
| Umfang: | 1 Online-Ressource (XIV, 217 p. 96 illus) |
| ISBN: | 9781461442714 |
| DOI: | 10.1007/978-1-4614-4271-4 |
Internformat
MARC
| LEADER | 00000nam a2200000zc 4500 | ||
|---|---|---|---|
| 001 | BV040703271 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | cr|uuu---uuuuu | ||
| 008 | 130128s2013 xx o|||| 00||| eng d | ||
| 020 | |a 9781461442714 |c Online |9 978-1-4614-4271-4 | ||
| 024 | 7 | |a 10.1007/978-1-4614-4271-4 |2 doi | |
| 035 | |a (OCoLC)827053828 | ||
| 035 | |a (DE-599)BVBBV040703271 | ||
| 040 | |a DE-604 |b ger |e aacr | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-898 |a DE-634 |a DE-573 |a DE-92 |a DE-Aug4 |a DE-859 |a DE-706 |a DE-863 | ||
| 082 | 0 | |a 621.3815 | |
| 100 | 1 | |a Chadha, Rakesh |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a An ASIC low power primer |b analysis, techniques and specification |c Rakesh Chadha ; Chadha, Rakesh |
| 264 | 1 | |a New York, NY [u.a.] |b Springer |c 2013 | |
| 300 | |a 1 Online-Ressource (XIV, 217 p. 96 illus) | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b c |2 rdamedia | ||
| 338 | |b cr |2 rdacarrier | ||
| 500 | |a <p>Introduction -- Modeling of Power in Core Logic -- Modeling of Power in IOS and Micro Blocks -- Power and Analysis in ASCIS -- Design Intent for Power Management -- Architectural Techniques for Low Power -- Low Power Implementation Techniques -- UPF Power Specification -- CPF Power Specification -- Appendix A -- Appendix B -- Bibliography -- Index.</p> | ||
| 520 | |a <p>This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design.</p><ul><li>Starts from the ground-up and explains what power is, how it is measured and how it impacts on the ASIC design process;</li><li> Provides essential information in an easy to read and understand format, using basic examples;</li><li>Explains what power intent is, how to describe it precisely and what techniques can be used to achieve the power intent with the two key standards, the Unified Power Format (UPF) and Common Power Format (CPF).</li></ul> | ||
| 650 | 4 | |a Informatik | |
| 650 | 4 | |a Ingenieurwissenschaften | |
| 650 | 4 | |a Engineering | |
| 650 | 4 | |a Computer science | |
| 650 | 4 | |a Electronics | |
| 650 | 4 | |a Systems engineering | |
| 700 | 1 | |a Bhasker, J. |e Sonstige |4 oth | |
| 776 | 0 | 8 | |i Erscheint auch als |n Druckausgabe |z 978-1-4614-4270-7 |
| 856 | 4 | 0 | |u https://doi.org/10.1007/978-1-4614-4271-4 |x Verlag |3 Volltext |
| 912 | |a ZDB-2-ENG | ||
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-025683758 | |
| 966 | e | |u https://doi.org/10.1007/978-1-4614-4271-4 |l DE-634 |p ZDB-2-ENG |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/978-1-4614-4271-4 |l DE-Aug4 |p ZDB-2-ENG |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/978-1-4614-4271-4 |l DE-573 |p ZDB-2-ENG |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/978-1-4614-4271-4 |l DE-92 |p ZDB-2-ENG |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/978-1-4614-4271-4 |l DE-898 |p ZDB-2-ENG |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/978-1-4614-4271-4 |l DE-859 |p ZDB-2-ENG |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/978-1-4614-4271-4 |l DE-863 |p ZDB-2-ENG |x Verlag |3 Volltext | |
| 966 | e | |u https://doi.org/10.1007/978-1-4614-4271-4 |l DE-706 |p ZDB-2-ENG |x Verlag |3 Volltext | |
Datensatz im Suchindex
| _version_ | 1818977187529752576 |
|---|---|
| any_adam_object | |
| author | Chadha, Rakesh |
| author_facet | Chadha, Rakesh |
| author_role | aut |
| author_sort | Chadha, Rakesh |
| author_variant | r c rc |
| building | Verbundindex |
| bvnumber | BV040703271 |
| collection | ZDB-2-ENG |
| ctrlnum | (OCoLC)827053828 (DE-599)BVBBV040703271 |
| dewey-full | 621.3815 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.3815 |
| dewey-search | 621.3815 |
| dewey-sort | 3621.3815 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| doi_str_mv | 10.1007/978-1-4614-4271-4 |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03915nam a2200517zc 4500</leader><controlfield tag="001">BV040703271</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">130128s2013 xx o|||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781461442714</subfield><subfield code="c">Online</subfield><subfield code="9">978-1-4614-4271-4</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-1-4614-4271-4</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)827053828</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV040703271</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-898</subfield><subfield code="a">DE-634</subfield><subfield code="a">DE-573</subfield><subfield code="a">DE-92</subfield><subfield code="a">DE-Aug4</subfield><subfield code="a">DE-859</subfield><subfield code="a">DE-706</subfield><subfield code="a">DE-863</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Chadha, Rakesh</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">An ASIC low power primer</subfield><subfield code="b">analysis, techniques and specification</subfield><subfield code="c">Rakesh Chadha ; Chadha, Rakesh</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York, NY [u.a.]</subfield><subfield code="b">Springer</subfield><subfield code="c">2013</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (XIV, 217 p. 96 illus)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a"><p>Introduction -- Modeling of Power in Core Logic -- Modeling of Power in IOS and Micro Blocks -- Power and Analysis in ASCIS -- Design Intent for Power Management -- Architectural Techniques for Low Power -- Low Power Implementation Techniques -- UPF Power Specification -- CPF Power Specification -- Appendix A -- Appendix B -- Bibliography -- Index.</p></subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a"><p>This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design.</p><ul><li>Starts from the ground-up and explains what power is, how it is measured and how it impacts on the ASIC design process;</li><li> Provides essential information in an easy to read and understand format, using basic examples;</li><li>Explains what power intent is, how to describe it precisely and what techniques can be used to achieve the power intent with the two key standards, the Unified Power Format (UPF) and Common Power Format (CPF).</li></ul></subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Informatik</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ingenieurwissenschaften</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer science</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems engineering</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Bhasker, J.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druckausgabe</subfield><subfield code="z">978-1-4614-4270-7</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-1-4614-4271-4</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-025683758</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-4271-4</subfield><subfield code="l">DE-634</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-4271-4</subfield><subfield code="l">DE-Aug4</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-4271-4</subfield><subfield code="l">DE-573</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-4271-4</subfield><subfield code="l">DE-92</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-4271-4</subfield><subfield code="l">DE-898</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-4271-4</subfield><subfield code="l">DE-859</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-4271-4</subfield><subfield code="l">DE-863</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4614-4271-4</subfield><subfield code="l">DE-706</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection> |
| id | DE-604.BV040703271 |
| illustrated | Not Illustrated |
| indexdate | 2024-12-20T16:23:45Z |
| institution | BVB |
| isbn | 9781461442714 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-025683758 |
| oclc_num | 827053828 |
| open_access_boolean | |
| owner | DE-898 DE-BY-UBR DE-634 DE-573 DE-92 DE-Aug4 DE-859 DE-706 DE-863 DE-BY-FWS |
| owner_facet | DE-898 DE-BY-UBR DE-634 DE-573 DE-92 DE-Aug4 DE-859 DE-706 DE-863 DE-BY-FWS |
| physical | 1 Online-Ressource (XIV, 217 p. 96 illus) |
| psigel | ZDB-2-ENG |
| publishDate | 2013 |
| publishDateSearch | 2013 |
| publishDateSort | 2013 |
| publisher | Springer |
| record_format | marc |
| spelling | Chadha, Rakesh Verfasser aut An ASIC low power primer analysis, techniques and specification Rakesh Chadha ; Chadha, Rakesh New York, NY [u.a.] Springer 2013 1 Online-Ressource (XIV, 217 p. 96 illus) txt rdacontent c rdamedia cr rdacarrier <p>Introduction -- Modeling of Power in Core Logic -- Modeling of Power in IOS and Micro Blocks -- Power and Analysis in ASCIS -- Design Intent for Power Management -- Architectural Techniques for Low Power -- Low Power Implementation Techniques -- UPF Power Specification -- CPF Power Specification -- Appendix A -- Appendix B -- Bibliography -- Index.</p> <p>This book provides an invaluable primer on the techniques utilized in the design of low power digital semiconductor devices. Readers will benefit from the hands-on approach which starts form the ground-up, explaining with basic examples what power is, how it is measured and how it impacts on the design process of application-specific integrated circuits (ASICs). The authors use both the Unified Power Format (UPF) and Common Power Format (CPF) to describe in detail the power intent for an ASIC and then guide readers through a variety of architectural and implementation techniques that will help meet the power intent. From analyzing system power consumption, to techniques that can employed in a low power design, to a detailed description of two alternate standards for capturing the power directives at various phases of the design, this book is filled with information that will give ASIC designers a competitive edge in low-power design.</p><ul><li>Starts from the ground-up and explains what power is, how it is measured and how it impacts on the ASIC design process;</li><li> Provides essential information in an easy to read and understand format, using basic examples;</li><li>Explains what power intent is, how to describe it precisely and what techniques can be used to achieve the power intent with the two key standards, the Unified Power Format (UPF) and Common Power Format (CPF).</li></ul> Informatik Ingenieurwissenschaften Engineering Computer science Electronics Systems engineering Bhasker, J. Sonstige oth Erscheint auch als Druckausgabe 978-1-4614-4270-7 https://doi.org/10.1007/978-1-4614-4271-4 Verlag Volltext |
| spellingShingle | Chadha, Rakesh An ASIC low power primer analysis, techniques and specification Informatik Ingenieurwissenschaften Engineering Computer science Electronics Systems engineering |
| title | An ASIC low power primer analysis, techniques and specification |
| title_auth | An ASIC low power primer analysis, techniques and specification |
| title_exact_search | An ASIC low power primer analysis, techniques and specification |
| title_full | An ASIC low power primer analysis, techniques and specification Rakesh Chadha ; Chadha, Rakesh |
| title_fullStr | An ASIC low power primer analysis, techniques and specification Rakesh Chadha ; Chadha, Rakesh |
| title_full_unstemmed | An ASIC low power primer analysis, techniques and specification Rakesh Chadha ; Chadha, Rakesh |
| title_short | An ASIC low power primer |
| title_sort | an asic low power primer analysis techniques and specification |
| title_sub | analysis, techniques and specification |
| topic | Informatik Ingenieurwissenschaften Engineering Computer science Electronics Systems engineering |
| topic_facet | Informatik Ingenieurwissenschaften Engineering Computer science Electronics Systems engineering |
| url | https://doi.org/10.1007/978-1-4614-4271-4 |
| work_keys_str_mv | AT chadharakesh anasiclowpowerprimeranalysistechniquesandspecification AT bhaskerj anasiclowpowerprimeranalysistechniquesandspecification |