Verfügbarkeit: The designer's guide to VHDL | Technische Universität München

The designer's guide to VHDL:

Gespeichert in:

Bibliographische Detailangaben
Beteilige Person:	Ashenden, Peter J. (VerfasserIn)
Format:	Buch
Sprache:	Englisch
Veröffentlicht:	Amsterdam [u.a.] Morgan Kaufmann Publishers 2008
Ausgabe:	3. ed.
Schriftenreihe:	The Morgan Kaufmann series in systems on silicon
Schlagwörter:	VHDL (Computer hardware description language) Electronic digital computers > Computer simulation VHDL Computer Computersimulation
Links:	http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016965852&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA
Beschreibung:	Hier auch später erschienene, unveränderte Nachdrucke Includes bibliographical references (p. 889-890) and index
Umfang:	xxii, 909 p. Ill.
ISBN:	9780120887859 0120887851

Internformat

MARC


LEADER	00000nam a2200000zc 4500
001	BV035158702
003	DE-604
005	20120503
007	t\|
008	081113s2008 ne a\|\|\| \|\|\|\| 00\|\|\| eng d
010			\|a 2008011059
020			\|a 9780120887859 \|c hardcover : alk. paper \|9 978-0-12-088785-9
020			\|a 0120887851 \|c hardcover : alk. paper \|9 0-12-088785-1
035			\|a (OCoLC)845280335
035			\|a (DE-599)BVBBV035158702
040			\|a DE-604 \|b ger \|e aacr
041	0		\|a eng
044			\|a ne \|c NL
049			\|a DE-858 \|a DE-91 \|a DE-573 \|a DE-Aug4 \|a DE-29T \|a DE-898 \|a DE-1043 \|a DE-M347 \|a DE-859 \|a DE-706 \|a DE-355
050		0	\|a TK7888.3
082	0		\|a 621.39/2
084			\|a ST 250 \|0 (DE-625)143626: \|2 rvk
084			\|a ZN 5400 \|0 (DE-625)157454: \|2 rvk
084			\|a DAT 190f \|2 stub
100	1		\|a Ashenden, Peter J. \|e Verfasser \|0 (DE-588)13598971X \|4 aut
245	1	0	\|a The designer's guide to VHDL \|c Peter J. Ashenden
246	1	3	\|a The designers guide to VHDL
250			\|a 3. ed.
264		1	\|a Amsterdam [u.a.] \|b Morgan Kaufmann Publishers \|c 2008
300			\|a xxii, 909 p. \|b Ill.
336			\|b txt \|2 rdacontent
337			\|b n \|2 rdamedia
338			\|b nc \|2 rdacarrier
490	0		\|a The Morgan Kaufmann series in systems on silicon
500			\|a Hier auch später erschienene, unveränderte Nachdrucke
500			\|a Includes bibliographical references (p. 889-890) and index
650		4	\|a VHDL (Computer hardware description language)
650		4	\|a Electronic digital computers \|x Computer simulation
650	0	7	\|a VHDL \|0 (DE-588)4254792-1 \|2 gnd \|9 rswk-swf
650	0	7	\|a Computer \|0 (DE-588)4070083-5 \|2 gnd \|9 rswk-swf
650	0	7	\|a Computersimulation \|0 (DE-588)4148259-1 \|2 gnd \|9 rswk-swf
689	0	0	\|a VHDL \|0 (DE-588)4254792-1 \|D s
689	0		\|5 DE-604
689	1	0	\|a Computer \|0 (DE-588)4070083-5 \|D s
689	1	1	\|a Computersimulation \|0 (DE-588)4148259-1 \|D s
689	1		\|8 1\p \|5 DE-604
856	4	2	\|m Digitalisierung UB Bayreuth \|q application/pdf \|u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016965852&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA \|3 Inhaltsverzeichnis
883	1		\|8 1\p \|a cgwrk \|d 20201028 \|q DE-101 \|u https://d-nb.info/provenance/plan#cgwrk
943	1		\|a oai:aleph.bib-bvb.de:BVB01-016965852

Datensatz im Suchindex

DE-BY-TUM_call_number	0003 DAT 190f 2009 L 290(3) 0004 DAT 190f 2009 A 2438(3)
DE-BY-TUM_katkey	1679380
DE-BY-TUM_location	00
DE-BY-TUM_media_number	040090451206 040090451228 040006972801 040006972812 040006972823 040006972834 040006972845 040090451217 040006972798
_version_	1821935531657789440
adam_text	Contents Preface xvii Fundamental Concepts 1 1.1 Modeling Digital Systems 1 1.2 Domains and Levels of Modeling 3 1.2.1 Modeling Example 3 1.3 Modeling Languages 7 1.4 VHDL Modeling Concepts 7 1.4.1 Elements of Behavior 8 1.4.2 Elements of Structure 10 1.4.3 Mixed Structural and Behavioral Models 12 1.4.4 Test Benches 13 1.4.5 Analysis, Elaboration and Execution 14 1.5 Learning a New Language: Lexical Elements and Syntax 16 1.51 Lexical Elements 17 Comments 17 Identifiers 19 Reserved Words 20 Special Symbols 22 Numbers 22 Characters 23 Strings 23 Bit Strings 24 1.5-2 Syntax Descriptions 26 Exercises 29 Scalar Data Types and Operations 31 2.1 Constants and Variables 31 2.1.1 Constant and Variable Declarations 31 2.1.2 Variable Assignment 33 2.2 Scalar Types 34 2.2.1 Type Declarations 34 2.2.2 Integer Types 35 2.2.3 Floating-Point Types 38 2.2.4 Physical Types 39 Time 42 2.2.5 Enumeration Types 43 Characters 44 Booleans 46 vii viii Contents Bits 47 Standard Logic 48 Condition Conversion 49 2.3 Type Classification 51 2.3-1 Subtypes 52 2.3.2 Type Qualification 53 2.3.3 Type Conversion 54 2.4 Attributes of Scalar Types 54 2.5 Expressions and Predefined Operations 57 Exercises 62 3 Sequential Statements б5 3.1 If Statements 65 3.1.1 Conditional Variable Assignments 68 3.2 Case Statements 69 3.2.1 Selected Variable Assignments 74 3.3 Null Statements 75 3.4 Loop Statements 76 3.4.1 Exit Statements 77 3.4.2 Next Statements 80 3.4.3 While Loops 81 3.4.4 For Loops 83 3.4.5 Summary of Loop Statements 86 3.5 Assertion and Report Statements 87 Exercises 93 4 Composite Data Types and Operations 95 4.1 Arrays 95 4.1.1 Multidimensional Arrays 98 4.1.2 Array Aggregates 99 4.1.3 Array Attributes 103 4.2 Unconstrained Array Types 105 4.2.1 Predefined Array Types 106 Strings 106 Boolean Vectors, Integer Vectors, Real Vectors, and Time Vectors 106 Bit Vectors 107 Standard-Logic Arrays 108 String and Bit-String Literals 108 4.2.2 Unconstrained Array Element Types 109 4.2.3 Unconstrained Array Ports 111 4.3 Array Operations and Referencing 114 4.3.1 Logical Operators 114 4.3.2 Shift Operators 116 4.33 Relational Operators 117 Maximum and Minimum Operations 119 4.3.4 The Concatenation Operator 119 4.3.5 To_String Operations 120 Contents ix 4.3.6 Array Slices 120 4.3.7 Array Type Conversions 122 4.3.8 Arrays in Case Statements 124 4.3.9 Matching Case Statements 125 Matching Selected Variable Assignments 127 4.4 Records 128 4.4.1 Record Aggregates 131 4.4.2 Unconstrained Record Element Types 131 Exercises 134 5 Basic Modeling Constructs 137 5.1 Entity Declarations and Architecture Bodies 137 5.1.1 Concurrent Statements 141 5.1.2 Signal Declarations 141 5.2 Behavioral Descriptions 143 5.2.1 Signal Assignment 143 Conditional Signal Assignments 146 Selected Signal Assignments 147 5.2.2 Signal Attributes 149 5.2.3 Wait Statements 151 5.2.4 Delta Delays 155 5.2.5 Transport and Inerţial Delay Mechanisms 158 5.2.6 Process Statements 164 5.2.7 Concurrent Signal Assignment Statements 166 Concurrent Simple Signal Assignments 166 Concurrent Conditional Signal Assignment 167 Concurrent Selected Signal Assignments 171 5.2.8 Concurrent Assertion Statements 173 5.2.9 Entities and Passive Processes 174 5.3 Structural Descriptions 176 5.4 Design Processing 186 5.4.1 Analysis 186 5.4.2 Design Libraries and Contexts 188 Context Declarations 190 5.4.3 Elaboration 193 5.4.4 Execution 195 Exercises 197 6 Subprograms 207 6.1 Procedures 207 6.1.1 Return Statement in a Procedure 212 6.2 Procedure Parameters 213 6.2.1 Signal Parameters 217 6.2.2 Default Values 220 6.2.3 Unconstrained Array Parameters 221 6.2.4 Summary of Procedure Parameters 224 6.3 Concurrent Procedure Call Statements 225 x Contents 6.4 Functions 227 6.4.1 Functional Modeling 230 6.4.2 Pure and Impure Functions 230 6.4.3 The Function now 232 6.5 Overloading 233 6.51 Overloading Operator Symbols 234 6.6 Visibility of Declarations 236 Exercises 240 7 Packages and Use Clauses 245 7.1 Package Declarations 245 7.1.1 Subprograms in Package Declarations 250 7.1.2 Constants in Package Declarations 250 7.2 Package Bodies 252 7.2.1 Local Packages 255 7.3 Use Clauses 257 7.3.1 Visibility of Used Declarations 261 Exercises 264 8 Resolved Signals 2б7 8.1 Basic Resolved Signals 2б7 8.1.1 Composite Resolved Subtypes 272 8.1.2 Summary of Resolved Subtypes 278 8.1.3 IEEE StdJogkJ 164 Resolved Subtypes 278 8.2 Resolved Signals, Ports, and Parameters 280 8.2.1 Resolved Ports 282 8.2.2 Driving Value Attribute 285 8.2.3 Resolved Signal Parameters 286 Exercises 287 9 Predefined and Standard Packages 293 9.1 The Predefined Packages standard and env 293 92 IEEE Standard Packages 296 92.1 Standard VHDL Mathematical Packages 296 Real Number Mathematical Package 296 Complex Number Mathematical Package 299 92.2 The Std_logic_l 164 Multivalue Logic System 301 9.2.3 Standard Integer Numeric Packages 304 92.4 Standard Fixed-Point Packages 313 92.5 Standard Floating-Point Packages 318 92.6 Package Summary 322 Operator Overloading Summary 323 Conversion Function Summary 326 Strength Reduction Function Summary 334 Exercises 335 Contents xi 10 Case Study: A Pipelined Multiplier Accumulator 337 10.1 Algorithm Outline 337 10.2 A Behavioral Model 340 10.2.1 Testing the Behavioral Model 342 10.3 A Register-Transfer-Level Model 346 10.3.1 Testing the Register-Transfer-Level Model 350 Exercises 353 11 Aliases 355 11.1 Aliases for Data Objects 355 11.2 Aliases for Non-Data Items ЗбО Exercises 36З 12 Generics 365 12.1 Generic Constants 365 12.2 Generic Types 372 12.3 Generic Lists in Packages 376 12.3.1 Local Packages 381 12.3.2 Abstract Data Types Using Packages 384 12.4 Generic Lists in Subprograms 389 12.5 Generic Subprograms 394 12.6 Generic Packages 407 Exercises 414 13 Components and Configurations 417 13-І Components 417 13.1.1 Component Declarations 417 13.1.2 Component Instantiation 419 13.1.3 Packaging Components 420 132 Configuring Component Instances 422 13.2.1 Basic Configuration Declarations 422 13.2.2 Configuring Multiple Levels of Hierarchy 425 13.2.3 Direct Instantiation of Configured Entities 428 13.2.4 Generic and Port Maps in Configurations 429 13.2.5 Deferred Component Binding 435 ІЗ.З Configuration Specifications 437 ІЗ.З.І Incremental Binding 438 Exercises 444 14 Generate Statements 449 14.1 Generating Iterative Structures 449 14.2 Conditionally Generating Structures 455 14.2.1 Recursive Structures 462 14.3 Configuration of Generate Statements 465 Exercises 473 xii Contents 15 Access Types 479 15.1 Access Types 479 15.1.1 Access Type Declarations and Allocators 479 15.1.2 Assignment and Equality of Access Values 482 15.1.3 Access Types for Records and Arrays 483 15.2 Linked Data Structures 486 15.2.1 Deallocation and Storage Management 490 15.3 An Ordered-Dictionary ADT Using Access Types 491 Exercises 495 16 Files and Input/Output 499 16.1 Files 499 16.1.1 File Declarations 499 16.1.2 Reading from Files 501 16.1.3 Writing to Files 504 16.1.4 Files Declared in Subprograms 507 16.1.5 Explicit Open and Close Operations 509 16.1.6 File Parameters in Subprograms 512 16.1.7 Portability of Files 514 16.2 The Package Textio 514 16.2.1 Textio Read Operations 518 16.2.2 Textio Write Operations 523 16.2.3 Reading and Writing Other Types 527 Standard Package Read and Write Operations 528 Exercises 530 17 Case Study: A Package for Memories 535 17.1 The Memories Package 535 17.2 Using the Memories Package 546 17.2.1 Common Address and Data Conversions 551 Exercises 558 18 Test Bench and Verification Features 559 18.1 External Names 559 18.2 Force and Release Assignments 570 18.3 Embedded PSL in VHDL 575 Exercises 582 19 Shared Variables and Protected Types 585 19.1 Shared Variables and Mutual Exclusion 585 19.2 Uninstantiated Methods in Protected Types 597 Exercises 601 20 Attributes and Groups 603 20.1 Predefined Attributes 603 20.1.1 Attributes of Scalar Types 603 Contents хш 20.1.2 Attributes of Array Types and Objects 604 20.1.3 Attributes Giving Types 605 20.1.4 Attributes of Signals 606 20.1.5 Attributes of Named Items 607 20.2 User-Defined Attributes 6l6 20.2.1 Attribute Declarations 616 20.2.2 Attribute Specifications 6l6 20.3 Groups 628 Exercises 630 21 Design for Synthesis 6ЗЗ 21.1 Synthesizable Subsets 6ЗЗ 21.2 Use of Data Types 634 21.2.1 Scalar Types 635 21.2.2 Composite and Other Types 636 21.3 Interpretation of Standard Logic Values 637 21.4 Modeling Combinational Logic 638 21.5 Modeling Sequential Logic 641 21.5.1 Modeling Edge-Triggered Logic 642 21.5.2 Level-Sensitive Logic and Inferring Storage 650 21.5.3 Modeling State Machines 652 21.6 Modeling Memories 654 21.7 Synthesis Attributes 658 21.8 Metacomments 666 Exercises 667 22 Case Study: System Design Using the Gumnut Core 669 22.1 Overview of the Gumnut 669 22.1.1 Instruction Set Architecture 669 22.1.2 External Interface 674 The Gumnut Entity Declaration 676 Instruction and Data Memories 677 22.2 A Behavioral Model 681 22.2.1 The Gumnut Definitions Package 681 22.2.2 The Gumnut Behavioral Architecture Body 687 Overview of the Interpreter 690 Resetting the Interpreter 691 Acknowledging an Interrupt 691 Fetching an Instruction 692 Performing an Arithmetic/Logical Operation 693 Performing a Shift Operation 694 Performing a Memory-I/O Instruction 695 Performing a Branch Instruction 697 Performing afump Instruction 697 Performing a Miscellaneous Instruction 698 22.2.3 Verifying the Behavioral Model 699 22.3 A Register-Transfer-Level Model 704 xiv Contents 22.3.1 The Architecture Body 706 22.3.2 Verifying the RTL Model 720 22.4 A Digital Alarm Clock 721 22.4.1 System Design 722 22.4.2 Synthesizing and Implementing the Alarm Clock 729 Exercises 731 23 Miscellaneous Topics 733 23.1 Guards and Blocks 733 23.1.1 Guarded Signals and Disconnection 733 The Driving Attribute 73 7 Guarded Ports 738 Guarded Signal Parameters 739 23.1.2 Blocks and Guarded Signal Assignment 739 Explicit Guard Signals 742 Disconnection Specifications 743 23.1.3 Using Blocks for Structural Modularity 744 External Names and Blocks 74 7 Generics and Ports in Blocks 748 Configuring Designs with Blocks 748 23.2 IP Encryption 750 23.2.1 Key Exchange 769 23.3 VHDL Procedural Interface (VHPI) 770 23.3.1 Direct Binding 771 23.3.2 Tabular Registration and Indirect Binding 773 23.3.3 Registration of Applications and Libraries 775 23.4 Postponed Processes 776 23.5 Conversion Functions in Association Lists 779 23.6 Linkage Ports 785 Exercises 786 A Standard Packages 793 A.1 The Predefined Package Standard 793 A.2 The Predefined Package env 797 A.3 The Predefined Package textio 797 A.4 Standard VHDL Mathematical Packages 799 A.4.1 The math_real Package 799 A.4.2 The math_complex Package 801 A.5 The stdjogicj 164 Multivalue Logic System Package 802 A.6 Standard Integer Numeric Packages 806 A.6.1 The numeric_bit Package 806 A.6.2 The numeric_std Package 812 A.6.3 The numeric.bit.unsigned Package 813 A.6.4 The numeric.Std.unsigned Package 815 A.7 Standard Fixed-Point Packages 816 A.7.1 The fixed_float_types Package 816 A.7.2 The fìxed_generic_pkg Package 8I6 Contents xv A.7.3 The fixed_pkg Package 829 A.8 Standard Floating-Point Packages 829 A.8.1 The float_generic_pkg Package 829 A.8.2 The float_pkg Package 840 В VHDL Syntax 841 B.l Design File 843 B.2 Library Unit Declarations 843 В. 3 Declarations and Specifications 845 B.4 Type Definitions 848 B.5 Concurrent Statements 850 B.6 Sequential Statements 852 B.7 Interfaces and Associations 855 B.8 Expressions and Names 856 С Answers to Exercises 859 References 889 Index 891
any_adam_object	1
author	Ashenden, Peter J.
author_GND	(DE-588)13598971X
author_facet	Ashenden, Peter J.
author_role	aut
author_sort	Ashenden, Peter J.
author_variant	p j a pj pja
building	Verbundindex
bvnumber	BV035158702
callnumber-first	T - Technology
callnumber-label	TK7888
callnumber-raw	TK7888.3
callnumber-search	TK7888.3
callnumber-sort	TK 47888.3
callnumber-subject	TK - Electrical and Nuclear Engineering
classification_rvk	ST 250 ZN 5400
classification_tum	DAT 190f
ctrlnum	(OCoLC)845280335 (DE-599)BVBBV035158702
dewey-full	621.39/2
dewey-hundreds	600 - Technology (Applied sciences)
dewey-ones	621 - Applied physics
dewey-raw	621.39/2
dewey-search	621.39/2
dewey-sort	3621.39 12
dewey-tens	620 - Engineering and allied operations
discipline	Informatik Elektrotechnik / Elektronik / Nachrichtentechnik
edition	3. ed.
format	Book
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02278nam a2200553zc 4500</leader><controlfield tag="001">BV035158702</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20120503 </controlfield><controlfield tag="007">t\|</controlfield><controlfield tag="008">081113s2008 ne a\|\|\| \|\|\|\| 00\|\|\| eng d</controlfield><datafield tag="010" ind1=" " ind2=" "><subfield code="a">2008011059</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780120887859</subfield><subfield code="c">hardcover : alk. paper</subfield><subfield code="9">978-0-12-088785-9</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0120887851</subfield><subfield code="c">hardcover : alk. paper</subfield><subfield code="9">0-12-088785-1</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)845280335</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV035158702</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="044" ind1=" " ind2=" "><subfield code="a">ne</subfield><subfield code="c">NL</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-858</subfield><subfield code="a">DE-91</subfield><subfield code="a">DE-573</subfield><subfield code="a">DE-Aug4</subfield><subfield code="a">DE-29T</subfield><subfield code="a">DE-898</subfield><subfield code="a">DE-1043</subfield><subfield code="a">DE-M347</subfield><subfield code="a">DE-859</subfield><subfield code="a">DE-706</subfield><subfield code="a">DE-355</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7888.3</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/2</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 250</subfield><subfield code="0">(DE-625)143626:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5400</subfield><subfield code="0">(DE-625)157454:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 190f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Ashenden, Peter J.</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)13598971X</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">The designer's guide to VHDL</subfield><subfield code="c">Peter J. Ashenden</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">The designers guide to VHDL</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">3. ed.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam [u.a.]</subfield><subfield code="b">Morgan Kaufmann Publishers</subfield><subfield code="c">2008</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xxii, 909 p.</subfield><subfield code="b">Ill.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">The Morgan Kaufmann series in systems on silicon</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Hier auch später erschienene, unveränderte Nachdrucke</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references (p. 889-890) and index</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">VHDL (Computer hardware description language)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic digital computers</subfield><subfield code="x">Computer simulation</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computersimulation</subfield><subfield code="0">(DE-588)4148259-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Computer</subfield><subfield code="0">(DE-588)4070083-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Computersimulation</subfield><subfield code="0">(DE-588)4148259-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung UB Bayreuth</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016965852&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-016965852</subfield></datafield></record></collection>
id	DE-604.BV035158702
illustrated	Illustrated
indexdate	2024-12-20T13:24:27Z
institution	BVB
isbn	9780120887859 0120887851
language	English
lccn	2008011059
oai_aleph_id	oai:aleph.bib-bvb.de:BVB01-016965852
oclc_num	845280335
open_access_boolean
owner	DE-858 DE-91 DE-BY-TUM DE-573 DE-Aug4 DE-29T DE-898 DE-BY-UBR DE-1043 DE-M347 DE-859 DE-706 DE-355 DE-BY-UBR
owner_facet	DE-858 DE-91 DE-BY-TUM DE-573 DE-Aug4 DE-29T DE-898 DE-BY-UBR DE-1043 DE-M347 DE-859 DE-706 DE-355 DE-BY-UBR
physical	xxii, 909 p. Ill.
publishDate	2008
publishDateSearch	2008
publishDateSort	2008
publisher	Morgan Kaufmann Publishers
record_format	marc
series2	The Morgan Kaufmann series in systems on silicon
spellingShingle	Ashenden, Peter J. The designer's guide to VHDL VHDL (Computer hardware description language) Electronic digital computers Computer simulation VHDL (DE-588)4254792-1 gnd Computer (DE-588)4070083-5 gnd Computersimulation (DE-588)4148259-1 gnd
subject_GND	(DE-588)4254792-1 (DE-588)4070083-5 (DE-588)4148259-1
title	The designer's guide to VHDL
title_alt	The designers guide to VHDL
title_auth	The designer's guide to VHDL
title_exact_search	The designer's guide to VHDL
title_full	The designer's guide to VHDL Peter J. Ashenden
title_fullStr	The designer's guide to VHDL Peter J. Ashenden
title_full_unstemmed	The designer's guide to VHDL Peter J. Ashenden
title_short	The designer's guide to VHDL
title_sort	the designer s guide to vhdl
topic	VHDL (Computer hardware description language) Electronic digital computers Computer simulation VHDL (DE-588)4254792-1 gnd Computer (DE-588)4070083-5 gnd Computersimulation (DE-588)4148259-1 gnd
topic_facet	VHDL (Computer hardware description language) Electronic digital computers Computer simulation VHDL Computer Computersimulation
url	http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=016965852&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA
work_keys_str_mv	AT ashendenpeterj thedesignersguidetovhdl

Verfügbarkeit

Bestellen (Login erforderlich)

Inhaltsverzeichnis
Paper/Kapitel scannen lassen

Teilbibliothek Stammgelände, Lehrbuchsammlung

Bestandsangaben von Teilbibliothek Stammgelände, Lehrbuchsammlung
Signatur:	0003 DAT 190f 2009 L 290(3) Lageplan
Exemplar 1	Ausleihbar Am Standort
Exemplar 2	Ausleihbar Am Standort
Exemplar 3	Ausleihbar Am Standort
Exemplar 4	Ausleihbar Am Standort
Exemplar 5	Ausleihbar Am Standort
Exemplar 6	Ausleihbar Am Standort
Exemplar 7	Ausleihbar Am Standort
Exemplar 8	Ausleihbar Am Standort

Teilbibliothek Stammgelände

Bestandsangaben von Teilbibliothek Stammgelände
Signatur:	0004 DAT 190f 2009 A 2438(3) Lageplan
Exemplar 1	Nicht ausleihbar Am Standort