Design plan generation through constraint compilation:
Gespeichert in:
Beteiligte Personen: | , |
---|---|
Format: | Buch |
Sprache: | Englisch |
Veröffentlicht: |
Tokyo, Japan
1989
|
Schriftenreihe: | Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum
745 |
Schlagwörter: | |
Abstract: | Abstract: "The goal of this research is to consider constraints as a sophisticated representation of knowledge and to improve the efficiency of the constraint-based problem solving mechanism. As the first step, we propose to generate design plans by knowledge compilation. For this we need to clarify the architecture of expert systems for various types of design [27] such as circuit design [19,20,32], mechanical design [13,23,24], and configuration [21]. Therefore, we discuss the technical issues from the viewpoint of knowledge representation and problem solving. In particular, we regard constraints as a suitable knowledge representation paradigm different from rule and frame representations, and constraint-based problem solving as a suitable new problem solving paradigm We propose primitive tasks for the constraint-based problem solving mechanism, based on the design process model. We define routine design and discuss the expert system architectures for design problems and the necessary functions for solving them. Furthermore we consider constraints as a sophisticated knowledge representation and study efficient problem solving for constraint processing. This paper reports on the basic concepts of knowledge compilation, on knowledge compilation for design problems, and on design plan generation through this method, using constraint representation and constraint-based problem solving |
Umfang: | 21 S. |
Internformat
MARC
LEADER | 00000nam a2200000 cb4500 | ||
---|---|---|---|
001 | BV010972181 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | t| | ||
008 | 960926s1989 xx |||| 00||| engod | ||
035 | |a (OCoLC)21951989 | ||
035 | |a (DE-599)BVBBV010972181 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 0 | |a eng | |
049 | |a DE-91G | ||
100 | 1 | |a Nagai, Yasuo |e Verfasser |4 aut | |
245 | 1 | 0 | |a Design plan generation through constraint compilation |c by Y. Nagai & K. Ikoma |
264 | 1 | |a Tokyo, Japan |c 1989 | |
300 | |a 21 S. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 1 | |a Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum |v 745 | |
520 | 3 | |a Abstract: "The goal of this research is to consider constraints as a sophisticated representation of knowledge and to improve the efficiency of the constraint-based problem solving mechanism. As the first step, we propose to generate design plans by knowledge compilation. For this we need to clarify the architecture of expert systems for various types of design [27] such as circuit design [19,20,32], mechanical design [13,23,24], and configuration [21]. Therefore, we discuss the technical issues from the viewpoint of knowledge representation and problem solving. In particular, we regard constraints as a suitable knowledge representation paradigm different from rule and frame representations, and constraint-based problem solving as a suitable new problem solving paradigm | |
520 | 3 | |a We propose primitive tasks for the constraint-based problem solving mechanism, based on the design process model. We define routine design and discuss the expert system architectures for design problems and the necessary functions for solving them. Furthermore we consider constraints as a sophisticated knowledge representation and study efficient problem solving for constraint processing. This paper reports on the basic concepts of knowledge compilation, on knowledge compilation for design problems, and on design plan generation through this method, using constraint representation and constraint-based problem solving | |
650 | 4 | |a Electronic circuit design | |
650 | 4 | |a Expert systems (Computer science) | |
700 | 1 | |a Ikoma, Kenji |e Verfasser |4 aut | |
830 | 0 | |a Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum |v 745 |w (DE-604)BV010943497 |9 745 | |
943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-007341660 |
Datensatz im Suchindex
DE-BY-TUM_call_number | 0111 2001 B 6122-745 |
---|---|
DE-BY-TUM_katkey | 767600 |
DE-BY-TUM_location | 01 |
DE-BY-TUM_media_number | 040010304346 |
_version_ | 1821938211766665218 |
any_adam_object | |
author | Nagai, Yasuo Ikoma, Kenji |
author_facet | Nagai, Yasuo Ikoma, Kenji |
author_role | aut aut |
author_sort | Nagai, Yasuo |
author_variant | y n yn k i ki |
building | Verbundindex |
bvnumber | BV010972181 |
ctrlnum | (OCoLC)21951989 (DE-599)BVBBV010972181 |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02461nam a2200325 cb4500</leader><controlfield tag="001">BV010972181</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">960926s1989 xx |||| 00||| engod</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)21951989</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV010972181</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Nagai, Yasuo</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Design plan generation through constraint compilation</subfield><subfield code="c">by Y. Nagai & K. Ikoma</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Tokyo, Japan</subfield><subfield code="c">1989</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">21 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum</subfield><subfield code="v">745</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "The goal of this research is to consider constraints as a sophisticated representation of knowledge and to improve the efficiency of the constraint-based problem solving mechanism. As the first step, we propose to generate design plans by knowledge compilation. For this we need to clarify the architecture of expert systems for various types of design [27] such as circuit design [19,20,32], mechanical design [13,23,24], and configuration [21]. Therefore, we discuss the technical issues from the viewpoint of knowledge representation and problem solving. In particular, we regard constraints as a suitable knowledge representation paradigm different from rule and frame representations, and constraint-based problem solving as a suitable new problem solving paradigm</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">We propose primitive tasks for the constraint-based problem solving mechanism, based on the design process model. We define routine design and discuss the expert system architectures for design problems and the necessary functions for solving them. Furthermore we consider constraints as a sophisticated knowledge representation and study efficient problem solving for constraint processing. This paper reports on the basic concepts of knowledge compilation, on knowledge compilation for design problems, and on design plan generation through this method, using constraint representation and constraint-based problem solving</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electronic circuit design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Expert systems (Computer science)</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Ikoma, Kenji</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum</subfield><subfield code="v">745</subfield><subfield code="w">(DE-604)BV010943497</subfield><subfield code="9">745</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-007341660</subfield></datafield></record></collection> |
id | DE-604.BV010972181 |
illustrated | Not Illustrated |
indexdate | 2024-12-20T10:04:06Z |
institution | BVB |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-007341660 |
oclc_num | 21951989 |
open_access_boolean | |
owner | DE-91G DE-BY-TUM |
owner_facet | DE-91G DE-BY-TUM |
physical | 21 S. |
publishDate | 1989 |
publishDateSearch | 1989 |
publishDateSort | 1989 |
record_format | marc |
series | Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum |
series2 | Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum |
spellingShingle | Nagai, Yasuo Ikoma, Kenji Design plan generation through constraint compilation Shin-Sedai-Konpyūta-Gijutsu-Kaihatsu-Kikō <Tōkyō>: ICOT technical memorandum Electronic circuit design Expert systems (Computer science) |
title | Design plan generation through constraint compilation |
title_auth | Design plan generation through constraint compilation |
title_exact_search | Design plan generation through constraint compilation |
title_full | Design plan generation through constraint compilation by Y. Nagai & K. Ikoma |
title_fullStr | Design plan generation through constraint compilation by Y. Nagai & K. Ikoma |
title_full_unstemmed | Design plan generation through constraint compilation by Y. Nagai & K. Ikoma |
title_short | Design plan generation through constraint compilation |
title_sort | design plan generation through constraint compilation |
topic | Electronic circuit design Expert systems (Computer science) |
topic_facet | Electronic circuit design Expert systems (Computer science) |
volume_link | (DE-604)BV010943497 |
work_keys_str_mv | AT nagaiyasuo designplangenerationthroughconstraintcompilation AT ikomakenji designplangenerationthroughconstraintcompilation |
Paper/Kapitel scannen lassen
Teilbibliothek Mathematik & Informatik, Berichte
Signatur: |
0111 2001 B 6122-745 Lageplan |
---|---|
Exemplar 1 | Ausleihbar Am Standort |