Processor allocation for horizontal and vertical parallelism and related speedup bounds:
Gespeichert in:
| Beteiligte Personen: | , |
|---|---|
| Format: | Buch |
| Sprache: | Nichtbestimmte Sprache |
| Veröffentlicht: |
Urbana, Ill.
1987
|
| Schriftenreihe: | Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report
618 |
| Beschreibung: | In: Institute of Electrical and Electronics Engineers: IEEE transactions on computers ; 36,4 |
| Umfang: | S. 410 - 420 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV009245652 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t| | ||
| 008 | 940313s1987 xx |||| 00||| und d | ||
| 035 | |a (OCoLC)633009759 | ||
| 035 | |a (DE-599)BVBBV009245652 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | |a und | ||
| 049 | |a DE-29T | ||
| 100 | 1 | |a Polychronopoulos, Constantine D. |d 1958- |e Verfasser |0 (DE-588)120999773 |4 aut | |
| 245 | 1 | 0 | |a Processor allocation for horizontal and vertical parallelism and related speedup bounds |c Constantine D. Polychronopoulos and Uptal Banerjee |
| 264 | 1 | |a Urbana, Ill. |c 1987 | |
| 300 | |a S. 410 - 420 | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |v 618 | |
| 500 | |a In: Institute of Electrical and Electronics Engineers: IEEE transactions on computers ; 36,4 | ||
| 700 | 1 | |a Banerjee, Utpal |e Verfasser |4 aut | |
| 830 | 0 | |a Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |v 618 |w (DE-604)BV008930033 |9 618 | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-006151998 | |
Datensatz im Suchindex
| _version_ | 1818951469833912320 |
|---|---|
| any_adam_object | |
| author | Polychronopoulos, Constantine D. 1958- Banerjee, Utpal |
| author_GND | (DE-588)120999773 |
| author_facet | Polychronopoulos, Constantine D. 1958- Banerjee, Utpal |
| author_role | aut aut |
| author_sort | Polychronopoulos, Constantine D. 1958- |
| author_variant | c d p cd cdp u b ub |
| building | Verbundindex |
| bvnumber | BV009245652 |
| ctrlnum | (OCoLC)633009759 (DE-599)BVBBV009245652 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01155nam a2200289 cb4500</leader><controlfield tag="001">BV009245652</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">940313s1987 xx |||| 00||| und d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)633009759</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV009245652</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Polychronopoulos, Constantine D.</subfield><subfield code="d">1958-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)120999773</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Processor allocation for horizontal and vertical parallelism and related speedup bounds</subfield><subfield code="c">Constantine D. Polychronopoulos and Uptal Banerjee</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Urbana, Ill.</subfield><subfield code="c">1987</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">S. 410 - 420</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report</subfield><subfield code="v">618</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">In: Institute of Electrical and Electronics Engineers: IEEE transactions on computers ; 36,4</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Banerjee, Utpal</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report</subfield><subfield code="v">618</subfield><subfield code="w">(DE-604)BV008930033</subfield><subfield code="9">618</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006151998</subfield></datafield></record></collection> |
| id | DE-604.BV009245652 |
| illustrated | Not Illustrated |
| indexdate | 2024-12-20T09:34:59Z |
| institution | BVB |
| language | Undetermined |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006151998 |
| oclc_num | 633009759 |
| open_access_boolean | |
| owner | DE-29T |
| owner_facet | DE-29T |
| physical | S. 410 - 420 |
| publishDate | 1987 |
| publishDateSearch | 1987 |
| publishDateSort | 1987 |
| record_format | marc |
| series | Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |
| series2 | Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |
| spelling | Polychronopoulos, Constantine D. 1958- Verfasser (DE-588)120999773 aut Processor allocation for horizontal and vertical parallelism and related speedup bounds Constantine D. Polychronopoulos and Uptal Banerjee Urbana, Ill. 1987 S. 410 - 420 txt rdacontent n rdamedia nc rdacarrier Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report 618 In: Institute of Electrical and Electronics Engineers: IEEE transactions on computers ; 36,4 Banerjee, Utpal Verfasser aut Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report 618 (DE-604)BV008930033 618 |
| spellingShingle | Polychronopoulos, Constantine D. 1958- Banerjee, Utpal Processor allocation for horizontal and vertical parallelism and related speedup bounds Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |
| title | Processor allocation for horizontal and vertical parallelism and related speedup bounds |
| title_auth | Processor allocation for horizontal and vertical parallelism and related speedup bounds |
| title_exact_search | Processor allocation for horizontal and vertical parallelism and related speedup bounds |
| title_full | Processor allocation for horizontal and vertical parallelism and related speedup bounds Constantine D. Polychronopoulos and Uptal Banerjee |
| title_fullStr | Processor allocation for horizontal and vertical parallelism and related speedup bounds Constantine D. Polychronopoulos and Uptal Banerjee |
| title_full_unstemmed | Processor allocation for horizontal and vertical parallelism and related speedup bounds Constantine D. Polychronopoulos and Uptal Banerjee |
| title_short | Processor allocation for horizontal and vertical parallelism and related speedup bounds |
| title_sort | processor allocation for horizontal and vertical parallelism and related speedup bounds |
| volume_link | (DE-604)BV008930033 |
| work_keys_str_mv | AT polychronopoulosconstantined processorallocationforhorizontalandverticalparallelismandrelatedspeedupbounds AT banerjeeutpal processorallocationforhorizontalandverticalparallelismandrelatedspeedupbounds |