Relaxation techniques for the simulation of VLSI circuits:
Gespeichert in:
Beteiligte Personen: | , |
---|---|
Format: | Buch |
Sprache: | Englisch |
Veröffentlicht: |
Boston u.a.
Kluwer
1987
|
Schriftenreihe: | The Kluwer international series in engineering and computer science
20.: VLSI, computer architecture and digital signal processing |
Schlagwörter: | |
Umfang: | X, 202 S. |
ISBN: | 089838186X |
Internformat
MARC
LEADER | 00000nam a2200000 cb4500 | ||
---|---|---|---|
001 | BV009223022 | ||
003 | DE-604 | ||
005 | 00000000000000.0 | ||
007 | t| | ||
008 | 940313s1987 xx |||| 00||| eng d | ||
020 | |a 089838186X |9 0-89838-186-X | ||
035 | |a (OCoLC)14188890 | ||
035 | |a (DE-599)BVBBV009223022 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 0 | |a eng | |
049 | |a DE-29T | ||
050 | 0 | |a TK7874 | |
082 | 0 | |a 621.395 |2 19 | |
084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
100 | 1 | |a White, Jacob K. |e Verfasser |4 aut | |
245 | 1 | 0 | |a Relaxation techniques for the simulation of VLSI circuits |c by Jacob K. White and Alberto Sangiovanni-Vincentelli |
264 | 1 | |a Boston u.a. |b Kluwer |c 1987 | |
300 | |a X, 202 S. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 1 | |a The Kluwer international series in engineering and computer science |v 20.: VLSI, computer architecture and digital signal processing | |
650 | 4 | |a Circuits intégrés à très grande échelle - Informatique | |
650 | 4 | |a Circuits intégrés à très grande échelle - Modèles mathématiques | |
650 | 4 | |a Relaxation, Méthodes de (Mathématiques) | |
650 | 4 | |a Datenverarbeitung | |
650 | 4 | |a Mathematisches Modell | |
650 | 4 | |a Integrated circuits |x Very large scale integration |x Data processing | |
650 | 4 | |a Integrated circuits |x Very large scale integration |x Mathematical models | |
650 | 4 | |a Relaxation methods (Mathematics) | |
650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Simulation |0 (DE-588)4055072-2 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Relaxationsverfahren |0 (DE-588)4177697-5 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
689 | 0 | 1 | |a Simulation |0 (DE-588)4055072-2 |D s |
689 | 0 | 2 | |a Relaxationsverfahren |0 (DE-588)4177697-5 |D s |
689 | 0 | |5 DE-604 | |
700 | 1 | |a Sangiovanni-Vincentelli, Alberto |e Verfasser |4 aut | |
830 | 0 | |a The Kluwer international series in engineering and computer science |v 20.: VLSI, computer architecture and digital signal processing |w (DE-604)BV023545171 |9 20 | |
943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-006132434 |
Datensatz im Suchindex
_version_ | 1818951442151505920 |
---|---|
any_adam_object | |
author | White, Jacob K. Sangiovanni-Vincentelli, Alberto |
author_facet | White, Jacob K. Sangiovanni-Vincentelli, Alberto |
author_role | aut aut |
author_sort | White, Jacob K. |
author_variant | j k w jk jkw a s v asv |
building | Verbundindex |
bvnumber | BV009223022 |
callnumber-first | T - Technology |
callnumber-label | TK7874 |
callnumber-raw | TK7874 |
callnumber-search | TK7874 |
callnumber-sort | TK 47874 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
classification_rvk | ST 190 |
ctrlnum | (OCoLC)14188890 (DE-599)BVBBV009223022 |
dewey-full | 621.395 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.395 |
dewey-search | 621.395 |
dewey-sort | 3621.395 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02110nam a2200505 cb4500</leader><controlfield tag="001">BV009223022</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">940313s1987 xx |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">089838186X</subfield><subfield code="9">0-89838-186-X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)14188890</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV009223022</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">19</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">White, Jacob K.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Relaxation techniques for the simulation of VLSI circuits</subfield><subfield code="c">by Jacob K. White and Alberto Sangiovanni-Vincentelli</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston u.a.</subfield><subfield code="b">Kluwer</subfield><subfield code="c">1987</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">X, 202 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">20.: VLSI, computer architecture and digital signal processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés à très grande échelle - Informatique</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés à très grande échelle - Modèles mathématiques</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Relaxation, Méthodes de (Mathématiques)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Datenverarbeitung</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Mathematisches Modell</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Data processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Mathematical models</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Relaxation methods (Mathematics)</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Relaxationsverfahren</subfield><subfield code="0">(DE-588)4177697-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">Relaxationsverfahren</subfield><subfield code="0">(DE-588)4177697-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Sangiovanni-Vincentelli, Alberto</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">20.: VLSI, computer architecture and digital signal processing</subfield><subfield code="w">(DE-604)BV023545171</subfield><subfield code="9">20</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006132434</subfield></datafield></record></collection> |
id | DE-604.BV009223022 |
illustrated | Not Illustrated |
indexdate | 2024-12-20T09:34:33Z |
institution | BVB |
isbn | 089838186X |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006132434 |
oclc_num | 14188890 |
open_access_boolean | |
owner | DE-29T |
owner_facet | DE-29T |
physical | X, 202 S. |
publishDate | 1987 |
publishDateSearch | 1987 |
publishDateSort | 1987 |
publisher | Kluwer |
record_format | marc |
series | The Kluwer international series in engineering and computer science |
series2 | The Kluwer international series in engineering and computer science |
spelling | White, Jacob K. Verfasser aut Relaxation techniques for the simulation of VLSI circuits by Jacob K. White and Alberto Sangiovanni-Vincentelli Boston u.a. Kluwer 1987 X, 202 S. txt rdacontent n rdamedia nc rdacarrier The Kluwer international series in engineering and computer science 20.: VLSI, computer architecture and digital signal processing Circuits intégrés à très grande échelle - Informatique Circuits intégrés à très grande échelle - Modèles mathématiques Relaxation, Méthodes de (Mathématiques) Datenverarbeitung Mathematisches Modell Integrated circuits Very large scale integration Data processing Integrated circuits Very large scale integration Mathematical models Relaxation methods (Mathematics) VLSI (DE-588)4117388-0 gnd rswk-swf Simulation (DE-588)4055072-2 gnd rswk-swf Relaxationsverfahren (DE-588)4177697-5 gnd rswk-swf VLSI (DE-588)4117388-0 s Simulation (DE-588)4055072-2 s Relaxationsverfahren (DE-588)4177697-5 s DE-604 Sangiovanni-Vincentelli, Alberto Verfasser aut The Kluwer international series in engineering and computer science 20.: VLSI, computer architecture and digital signal processing (DE-604)BV023545171 20 |
spellingShingle | White, Jacob K. Sangiovanni-Vincentelli, Alberto Relaxation techniques for the simulation of VLSI circuits The Kluwer international series in engineering and computer science Circuits intégrés à très grande échelle - Informatique Circuits intégrés à très grande échelle - Modèles mathématiques Relaxation, Méthodes de (Mathématiques) Datenverarbeitung Mathematisches Modell Integrated circuits Very large scale integration Data processing Integrated circuits Very large scale integration Mathematical models Relaxation methods (Mathematics) VLSI (DE-588)4117388-0 gnd Simulation (DE-588)4055072-2 gnd Relaxationsverfahren (DE-588)4177697-5 gnd |
subject_GND | (DE-588)4117388-0 (DE-588)4055072-2 (DE-588)4177697-5 |
title | Relaxation techniques for the simulation of VLSI circuits |
title_auth | Relaxation techniques for the simulation of VLSI circuits |
title_exact_search | Relaxation techniques for the simulation of VLSI circuits |
title_full | Relaxation techniques for the simulation of VLSI circuits by Jacob K. White and Alberto Sangiovanni-Vincentelli |
title_fullStr | Relaxation techniques for the simulation of VLSI circuits by Jacob K. White and Alberto Sangiovanni-Vincentelli |
title_full_unstemmed | Relaxation techniques for the simulation of VLSI circuits by Jacob K. White and Alberto Sangiovanni-Vincentelli |
title_short | Relaxation techniques for the simulation of VLSI circuits |
title_sort | relaxation techniques for the simulation of vlsi circuits |
topic | Circuits intégrés à très grande échelle - Informatique Circuits intégrés à très grande échelle - Modèles mathématiques Relaxation, Méthodes de (Mathématiques) Datenverarbeitung Mathematisches Modell Integrated circuits Very large scale integration Data processing Integrated circuits Very large scale integration Mathematical models Relaxation methods (Mathematics) VLSI (DE-588)4117388-0 gnd Simulation (DE-588)4055072-2 gnd Relaxationsverfahren (DE-588)4177697-5 gnd |
topic_facet | Circuits intégrés à très grande échelle - Informatique Circuits intégrés à très grande échelle - Modèles mathématiques Relaxation, Méthodes de (Mathématiques) Datenverarbeitung Mathematisches Modell Integrated circuits Very large scale integration Data processing Integrated circuits Very large scale integration Mathematical models Relaxation methods (Mathematics) VLSI Simulation Relaxationsverfahren |
volume_link | (DE-604)BV023545171 |
work_keys_str_mv | AT whitejacobk relaxationtechniquesforthesimulationofvlsicircuits AT sangiovannivincentellialberto relaxationtechniquesforthesimulationofvlsicircuits |