Fast barrier synchronization hardware:
Gespeichert in:
Beteiligte Personen: | , |
---|---|
Format: | Buch |
Sprache: | Englisch |
Veröffentlicht: |
Urbana, Ill.
1990
|
Schriftenreihe: | Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report
986 |
Schlagwörter: | |
Abstract: | Abstract: "Many recent studies have considered the importance of barrier synchronization overhead on parallel loop performance, especially for large-scale parallel machines. This paper describes a hardware scheme for supporting fast barrier synchronization. It allows barrier synchronization to be performed within a single instruction cycle for moderately sized systems, and is scalable with logarithmic increase in synchronization time. It supports a large number of concurrent barriers, and can also be used to support a number of different barrier synchronization schemes. Simulation results show that under reasonable assumptions, this hardware can decrease parallel loop execution time significantly, especially for statically scheduled loops." |
Umfang: | 27 S. |
Internformat
MARC
LEADER | 00000nam a2200000 cb4500 | ||
---|---|---|---|
001 | BV008973891 | ||
003 | DE-604 | ||
005 | 19990507 | ||
007 | t| | ||
008 | 940206s1990 xx |||| 00||| eng d | ||
035 | |a (OCoLC)23451038 | ||
035 | |a (DE-599)BVBBV008973891 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 0 | |a eng | |
049 | |a DE-29T | ||
100 | 1 | |a Beckmann, Carl |e Verfasser |4 aut | |
245 | 1 | 0 | |a Fast barrier synchronization hardware |c Carl Beckmann and Constantine Polychronopoulos |
264 | 1 | |a Urbana, Ill. |c 1990 | |
300 | |a 27 S. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 1 | |a Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |v 986 | |
520 | 3 | |a Abstract: "Many recent studies have considered the importance of barrier synchronization overhead on parallel loop performance, especially for large-scale parallel machines. This paper describes a hardware scheme for supporting fast barrier synchronization. It allows barrier synchronization to be performed within a single instruction cycle for moderately sized systems, and is scalable with logarithmic increase in synchronization time. It supports a large number of concurrent barriers, and can also be used to support a number of different barrier synchronization schemes. Simulation results show that under reasonable assumptions, this hardware can decrease parallel loop execution time significantly, especially for statically scheduled loops." | |
650 | 4 | |a Parallel processing (Electronic computers) | |
650 | 4 | |a Synchronization | |
700 | 1 | |a Polychronopoulos, Constantine D. |d 1958- |e Verfasser |0 (DE-588)120999773 |4 aut | |
830 | 0 | |a Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |v 986 |w (DE-604)BV008930033 |9 986 | |
943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-005925543 |
Datensatz im Suchindex
_version_ | 1818951140064100352 |
---|---|
any_adam_object | |
author | Beckmann, Carl Polychronopoulos, Constantine D. 1958- |
author_GND | (DE-588)120999773 |
author_facet | Beckmann, Carl Polychronopoulos, Constantine D. 1958- |
author_role | aut aut |
author_sort | Beckmann, Carl |
author_variant | c b cb c d p cd cdp |
building | Verbundindex |
bvnumber | BV008973891 |
ctrlnum | (OCoLC)23451038 (DE-599)BVBBV008973891 |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01841nam a2200313 cb4500</leader><controlfield tag="001">BV008973891</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19990507 </controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">940206s1990 xx |||| 00||| eng d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)23451038</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV008973891</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Beckmann, Carl</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Fast barrier synchronization hardware</subfield><subfield code="c">Carl Beckmann and Constantine Polychronopoulos</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Urbana, Ill.</subfield><subfield code="c">1990</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">27 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report</subfield><subfield code="v">986</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">Abstract: "Many recent studies have considered the importance of barrier synchronization overhead on parallel loop performance, especially for large-scale parallel machines. This paper describes a hardware scheme for supporting fast barrier synchronization. It allows barrier synchronization to be performed within a single instruction cycle for moderately sized systems, and is scalable with logarithmic increase in synchronization time. It supports a large number of concurrent barriers, and can also be used to support a number of different barrier synchronization schemes. Simulation results show that under reasonable assumptions, this hardware can decrease parallel loop execution time significantly, especially for statically scheduled loops."</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Parallel processing (Electronic computers)</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Synchronization</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Polychronopoulos, Constantine D.</subfield><subfield code="d">1958-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)120999773</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report</subfield><subfield code="v">986</subfield><subfield code="w">(DE-604)BV008930033</subfield><subfield code="9">986</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-005925543</subfield></datafield></record></collection> |
id | DE-604.BV008973891 |
illustrated | Not Illustrated |
indexdate | 2024-12-20T09:29:45Z |
institution | BVB |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-005925543 |
oclc_num | 23451038 |
open_access_boolean | |
owner | DE-29T |
owner_facet | DE-29T |
physical | 27 S. |
publishDate | 1990 |
publishDateSearch | 1990 |
publishDateSort | 1990 |
record_format | marc |
series | Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |
series2 | Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report |
spelling | Beckmann, Carl Verfasser aut Fast barrier synchronization hardware Carl Beckmann and Constantine Polychronopoulos Urbana, Ill. 1990 27 S. txt rdacontent n rdamedia nc rdacarrier Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report 986 Abstract: "Many recent studies have considered the importance of barrier synchronization overhead on parallel loop performance, especially for large-scale parallel machines. This paper describes a hardware scheme for supporting fast barrier synchronization. It allows barrier synchronization to be performed within a single instruction cycle for moderately sized systems, and is scalable with logarithmic increase in synchronization time. It supports a large number of concurrent barriers, and can also be used to support a number of different barrier synchronization schemes. Simulation results show that under reasonable assumptions, this hardware can decrease parallel loop execution time significantly, especially for statically scheduled loops." Parallel processing (Electronic computers) Synchronization Polychronopoulos, Constantine D. 1958- Verfasser (DE-588)120999773 aut Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report 986 (DE-604)BV008930033 986 |
spellingShingle | Beckmann, Carl Polychronopoulos, Constantine D. 1958- Fast barrier synchronization hardware Center for Supercomputing Research and Development <Urbana, Ill.>: CSRD report Parallel processing (Electronic computers) Synchronization |
title | Fast barrier synchronization hardware |
title_auth | Fast barrier synchronization hardware |
title_exact_search | Fast barrier synchronization hardware |
title_full | Fast barrier synchronization hardware Carl Beckmann and Constantine Polychronopoulos |
title_fullStr | Fast barrier synchronization hardware Carl Beckmann and Constantine Polychronopoulos |
title_full_unstemmed | Fast barrier synchronization hardware Carl Beckmann and Constantine Polychronopoulos |
title_short | Fast barrier synchronization hardware |
title_sort | fast barrier synchronization hardware |
topic | Parallel processing (Electronic computers) Synchronization |
topic_facet | Parallel processing (Electronic computers) Synchronization |
volume_link | (DE-604)BV008930033 |
work_keys_str_mv | AT beckmanncarl fastbarriersynchronizationhardware AT polychronopoulosconstantined fastbarriersynchronizationhardware |