Verfügbarkeit: Processor architecture | Technische Universität München

Processor architecture:

Gespeichert in:

Bibliographische Detailangaben
Beteilige Person:	Lavington, Simon H. (VerfasserIn)
Format:	Buch
Sprache:	Nichtbestimmte Sprache
Veröffentlicht:	Manchester National Computing Centre 1976
Schlagwörter:	Computerarchitektur Prozessor
Umfang:	126 S.

Internformat

MARC


LEADER	00000nam a2200000 c 4500
001	BV002036370
003	DE-604
005	00000000000000.0
007	t\|
008	890928s1976 xx \|\|\|\| 00\|\|\| und d
035			\|a (OCoLC)631444159
035			\|a (DE-599)BVBBV002036370
040			\|a DE-604 \|b ger \|e rakddb
041			\|a und
049			\|a DE-91G \|a DE-83
100	1		\|a Lavington, Simon H. \|e Verfasser \|4 aut
245	1	0	\|a Processor architecture
264		1	\|a Manchester \|b National Computing Centre \|c 1976
300			\|a 126 S.
336			\|b txt \|2 rdacontent
337			\|b n \|2 rdamedia
338			\|b nc \|2 rdacarrier
650	0	7	\|a Computerarchitektur \|0 (DE-588)4048717-9 \|2 gnd \|9 rswk-swf
650	0	7	\|a Prozessor \|0 (DE-588)4176076-1 \|2 gnd \|9 rswk-swf
689	0	0	\|a Computerarchitektur \|0 (DE-588)4048717-9 \|D s
689	0		\|5 DE-604
689	1	0	\|a Prozessor \|0 (DE-588)4176076-1 \|D s
689	1		\|5 DE-604
940	1		\|q TUB-nveb
943	1		\|a oai:aleph.bib-bvb.de:BVB01-001331422

Datensatz im Suchindex

DE-BY-TUM_call_number	0102 DAT 210f 2001 A 22317
DE-BY-TUM_katkey	214510
DE-BY-TUM_location	01
DE-BY-TUM_media_number	040010413417 040010413428
_version_	1821934665001336832
any_adam_object
author	Lavington, Simon H.
author_facet	Lavington, Simon H.
author_role	aut
author_sort	Lavington, Simon H.
author_variant	s h l sh shl
building	Verbundindex
bvnumber	BV002036370
ctrlnum	(OCoLC)631444159 (DE-599)BVBBV002036370
format	Book
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00949nam a2200325 c 4500</leader><controlfield tag="001">BV002036370</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t\|</controlfield><controlfield tag="008">890928s1976 xx \|\|\|\| 00\|\|\| und d</controlfield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)631444159</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV002036370</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">und</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Lavington, Simon H.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Processor architecture</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Manchester</subfield><subfield code="b">National Computing Centre</subfield><subfield code="c">1976</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">126 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Prozessor</subfield><subfield code="0">(DE-588)4176076-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Prozessor</subfield><subfield code="0">(DE-588)4176076-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">TUB-nveb</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-001331422</subfield></datafield></record></collection>
id	DE-604.BV002036370
illustrated	Not Illustrated
indexdate	2024-12-20T07:45:06Z
institution	BVB
language	Undetermined
oai_aleph_id	oai:aleph.bib-bvb.de:BVB01-001331422
oclc_num	631444159
open_access_boolean
owner	DE-91G DE-BY-TUM DE-83
owner_facet	DE-91G DE-BY-TUM DE-83
physical	126 S.
psigel	TUB-nveb
publishDate	1976
publishDateSearch	1976
publishDateSort	1976
publisher	National Computing Centre
record_format	marc
spellingShingle	Lavington, Simon H. Processor architecture Computerarchitektur (DE-588)4048717-9 gnd Prozessor (DE-588)4176076-1 gnd
subject_GND	(DE-588)4048717-9 (DE-588)4176076-1
title	Processor architecture
title_auth	Processor architecture
title_exact_search	Processor architecture
title_full	Processor architecture
title_fullStr	Processor architecture
title_full_unstemmed	Processor architecture
title_short	Processor architecture
title_sort	processor architecture
topic	Computerarchitektur (DE-588)4048717-9 gnd Prozessor (DE-588)4176076-1 gnd
topic_facet	Computerarchitektur Prozessor
work_keys_str_mv	AT lavingtonsimonh processorarchitecture

Verfügbarkeit

Bestellen (Login erforderlich)

Paper/Kapitel scannen lassen

Teilbibliothek Mathematik & Informatik

Bestandsangaben von Teilbibliothek Mathematik & Informatik
Signatur:	0102 DAT 210f 2001 A 22317 Lageplan
Exemplar 1	Ausleihbar Am Standort
Exemplar 2	Ausleihbar Am Standort