VLSI design methodology development:
The Complete, Modern Tutorial on Practical VLSI Chip Design, Validation, and Analysis As microelectronics engineers design complex chips using existing circuit libraries, they must ensure correct logical, physical, and electrical properties, and prepare for reliable foundry fabrication. VLSI Design...
Gespeichert in:
| Beteilige Person: | |
|---|---|
| Format: | Elektronisch E-Book |
| Sprache: | Englisch |
| Veröffentlicht: |
[Place of publication not identified]
Pearson Education
[2019]
|
| Schlagwörter: | |
| Links: | https://learning.oreilly.com/library/view/-/9780135657645/?ar |
| Zusammenfassung: | The Complete, Modern Tutorial on Practical VLSI Chip Design, Validation, and Analysis As microelectronics engineers design complex chips using existing circuit libraries, they must ensure correct logical, physical, and electrical properties, and prepare for reliable foundry fabrication. VLSI Design Methodology Development focuses on the design and analysis steps needed to perform these tasks and successfully complete a modern chip design. Microprocessor design authority Tom Dillinger carefully introduces core concepts, and then guides engineers through modeling, functional design validation, design implementation, electrical analysis, and release to manufacturing. Writing from the engineer's perspective, he covers underlying EDA tool algorithms, flows, criteria for assessing project status, and key tradeoffs and interdependencies. This fresh and accessible tutorial will be valuable to all VLSI system designers, senior undergraduate or graduate students of microelectronics design, and companies offering internal courses for engineers at all levels. Reflect complexity, cost, resources, and schedules in planning a chip design project Perform hierarchical design decomposition, floorplanning, and physical integration, addressing DFT, DFM, and DFY requirements Model functionality and behavior, validate designs, and verify formal equivalency Apply EDA tools for logic synthesis, placement, and routing Analyze timing, noise, power, and electrical issues Prepare for manufacturing release and bring-up, from mastering ECOs to qualification This guide is for all VLSI system designers, senior undergraduate or graduate students of microelectronics design, and companies offering internal courses for engineers at all levels. It is applicable to engineering teams undertaking new projects and migrating existing designs to new technologies. |
| Beschreibung: | Includes bibliographical references and index. - Online resource; title from title page (Safari, viewed July 16, 2019) |
| Umfang: | 1 Online-Ressource (1 volume) illustrations |
| ISBN: | 9780135657645 0135657644 |
Internformat
MARC
| LEADER | 00000cam a22000002 4500 | ||
|---|---|---|---|
| 001 | ZDB-30-ORH-048624705 | ||
| 003 | DE-627-1 | ||
| 005 | 20240228120831.0 | ||
| 007 | cr uuu---uuuuu | ||
| 008 | 191206s2019 xx |||||o 00| ||eng c | ||
| 020 | |a 9780135657645 |9 978-0-13-565764-5 | ||
| 020 | |a 0135657644 |9 0-13-565764-4 | ||
| 035 | |a (DE-627-1)048624705 | ||
| 035 | |a (DE-599)KEP048624705 | ||
| 035 | |a (ORHE)9780135657645 | ||
| 035 | |a (DE-627-1)048624705 | ||
| 040 | |a DE-627 |b ger |c DE-627 |e rda | ||
| 041 | |a eng | ||
| 082 | 0 | |a 621.395 | |
| 100 | 1 | |a Dillinger, Thomas E. |d 1956- |e VerfasserIn |4 aut | |
| 245 | 1 | 0 | |a VLSI design methodology development |c Thomas Dillinger |
| 264 | 1 | |a [Place of publication not identified] |b Pearson Education |c [2019] | |
| 264 | 4 | |c ©2019 | |
| 300 | |a 1 Online-Ressource (1 volume) |b illustrations | ||
| 336 | |a Text |b txt |2 rdacontent | ||
| 337 | |a Computermedien |b c |2 rdamedia | ||
| 338 | |a Online-Ressource |b cr |2 rdacarrier | ||
| 500 | |a Includes bibliographical references and index. - Online resource; title from title page (Safari, viewed July 16, 2019) | ||
| 520 | |a The Complete, Modern Tutorial on Practical VLSI Chip Design, Validation, and Analysis As microelectronics engineers design complex chips using existing circuit libraries, they must ensure correct logical, physical, and electrical properties, and prepare for reliable foundry fabrication. VLSI Design Methodology Development focuses on the design and analysis steps needed to perform these tasks and successfully complete a modern chip design. Microprocessor design authority Tom Dillinger carefully introduces core concepts, and then guides engineers through modeling, functional design validation, design implementation, electrical analysis, and release to manufacturing. Writing from the engineer's perspective, he covers underlying EDA tool algorithms, flows, criteria for assessing project status, and key tradeoffs and interdependencies. This fresh and accessible tutorial will be valuable to all VLSI system designers, senior undergraduate or graduate students of microelectronics design, and companies offering internal courses for engineers at all levels. Reflect complexity, cost, resources, and schedules in planning a chip design project Perform hierarchical design decomposition, floorplanning, and physical integration, addressing DFT, DFM, and DFY requirements Model functionality and behavior, validate designs, and verify formal equivalency Apply EDA tools for logic synthesis, placement, and routing Analyze timing, noise, power, and electrical issues Prepare for manufacturing release and bring-up, from mastering ECOs to qualification This guide is for all VLSI system designers, senior undergraduate or graduate students of microelectronics design, and companies offering internal courses for engineers at all levels. It is applicable to engineering teams undertaking new projects and migrating existing designs to new technologies. | ||
| 650 | 0 | |a Integrated circuits |x Very large scale integration | |
| 650 | 0 | |a Integrated circuits |x Very large scale integration |x Testing | |
| 650 | 0 | |a Microelectronics | |
| 650 | 4 | |a Circuits intégrés à très grande échelle | |
| 650 | 4 | |a Microélectronique | |
| 650 | 4 | |a microelectronics | |
| 650 | 4 | |a Integrated circuits ; Very large scale integration | |
| 650 | 4 | |a Integrated circuits ; Very large scale integration ; Testing | |
| 650 | 4 | |a Microelectronics | |
| 966 | 4 | 0 | |l DE-91 |p ZDB-30-ORH |q TUM_PDA_ORH |u https://learning.oreilly.com/library/view/-/9780135657645/?ar |m X:ORHE |x Aggregator |z lizenzpflichtig |3 Volltext |
| 912 | |a ZDB-30-ORH | ||
| 912 | |a ZDB-30-ORH | ||
| 951 | |a BO | ||
| 912 | |a ZDB-30-ORH | ||
| 049 | |a DE-91 | ||
Datensatz im Suchindex
| DE-BY-TUM_katkey | ZDB-30-ORH-048624705 |
|---|---|
| _version_ | 1821494846331813888 |
| adam_text | |
| any_adam_object | |
| author | Dillinger, Thomas E. 1956- |
| author_facet | Dillinger, Thomas E. 1956- |
| author_role | aut |
| author_sort | Dillinger, Thomas E. 1956- |
| author_variant | t e d te ted |
| building | Verbundindex |
| bvnumber | localTUM |
| collection | ZDB-30-ORH |
| ctrlnum | (DE-627-1)048624705 (DE-599)KEP048624705 (ORHE)9780135657645 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Electronic eBook |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03605cam a22004692 4500</leader><controlfield tag="001">ZDB-30-ORH-048624705</controlfield><controlfield tag="003">DE-627-1</controlfield><controlfield tag="005">20240228120831.0</controlfield><controlfield tag="007">cr uuu---uuuuu</controlfield><controlfield tag="008">191206s2019 xx |||||o 00| ||eng c</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780135657645</subfield><subfield code="9">978-0-13-565764-5</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0135657644</subfield><subfield code="9">0-13-565764-4</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627-1)048624705</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)KEP048624705</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ORHE)9780135657645</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-627-1)048624705</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-627</subfield><subfield code="b">ger</subfield><subfield code="c">DE-627</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1=" " ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Dillinger, Thomas E.</subfield><subfield code="d">1956-</subfield><subfield code="e">VerfasserIn</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VLSI design methodology development</subfield><subfield code="c">Thomas Dillinger</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">[Place of publication not identified]</subfield><subfield code="b">Pearson Education</subfield><subfield code="c">[2019]</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">©2019</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (1 volume)</subfield><subfield code="b">illustrations</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="a">Text</subfield><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="a">Computermedien</subfield><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="a">Online-Ressource</subfield><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index. - Online resource; title from title page (Safari, viewed July 16, 2019)</subfield></datafield><datafield tag="520" ind1=" " ind2=" "><subfield code="a">The Complete, Modern Tutorial on Practical VLSI Chip Design, Validation, and Analysis As microelectronics engineers design complex chips using existing circuit libraries, they must ensure correct logical, physical, and electrical properties, and prepare for reliable foundry fabrication. VLSI Design Methodology Development focuses on the design and analysis steps needed to perform these tasks and successfully complete a modern chip design. Microprocessor design authority Tom Dillinger carefully introduces core concepts, and then guides engineers through modeling, functional design validation, design implementation, electrical analysis, and release to manufacturing. Writing from the engineer's perspective, he covers underlying EDA tool algorithms, flows, criteria for assessing project status, and key tradeoffs and interdependencies. This fresh and accessible tutorial will be valuable to all VLSI system designers, senior undergraduate or graduate students of microelectronics design, and companies offering internal courses for engineers at all levels. Reflect complexity, cost, resources, and schedules in planning a chip design project Perform hierarchical design decomposition, floorplanning, and physical integration, addressing DFT, DFM, and DFY requirements Model functionality and behavior, validate designs, and verify formal equivalency Apply EDA tools for logic synthesis, placement, and routing Analyze timing, noise, power, and electrical issues Prepare for manufacturing release and bring-up, from mastering ECOs to qualification This guide is for all VLSI system designers, senior undergraduate or graduate students of microelectronics design, and companies offering internal courses for engineers at all levels. It is applicable to engineering teams undertaking new projects and migrating existing designs to new technologies.</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Testing</subfield></datafield><datafield tag="650" ind1=" " ind2="0"><subfield code="a">Microelectronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés à très grande échelle</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microélectronique</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">microelectronics</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits ; Very large scale integration</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits ; Very large scale integration ; Testing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Microelectronics</subfield></datafield><datafield tag="966" ind1="4" ind2="0"><subfield code="l">DE-91</subfield><subfield code="p">ZDB-30-ORH</subfield><subfield code="q">TUM_PDA_ORH</subfield><subfield code="u">https://learning.oreilly.com/library/view/-/9780135657645/?ar</subfield><subfield code="m">X:ORHE</subfield><subfield code="x">Aggregator</subfield><subfield code="z">lizenzpflichtig</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-ORH</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-ORH</subfield></datafield><datafield tag="951" ind1=" " ind2=" "><subfield code="a">BO</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-ORH</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield></datafield></record></collection> |
| id | ZDB-30-ORH-048624705 |
| illustrated | Illustrated |
| indexdate | 2025-01-17T11:20:52Z |
| institution | BVB |
| isbn | 9780135657645 0135657644 |
| language | English |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM |
| owner_facet | DE-91 DE-BY-TUM |
| physical | 1 Online-Ressource (1 volume) illustrations |
| psigel | ZDB-30-ORH TUM_PDA_ORH ZDB-30-ORH |
| publishDate | 2019 |
| publishDateSearch | 2019 |
| publishDateSort | 2019 |
| publisher | Pearson Education |
| record_format | marc |
| spelling | Dillinger, Thomas E. 1956- VerfasserIn aut VLSI design methodology development Thomas Dillinger [Place of publication not identified] Pearson Education [2019] ©2019 1 Online-Ressource (1 volume) illustrations Text txt rdacontent Computermedien c rdamedia Online-Ressource cr rdacarrier Includes bibliographical references and index. - Online resource; title from title page (Safari, viewed July 16, 2019) The Complete, Modern Tutorial on Practical VLSI Chip Design, Validation, and Analysis As microelectronics engineers design complex chips using existing circuit libraries, they must ensure correct logical, physical, and electrical properties, and prepare for reliable foundry fabrication. VLSI Design Methodology Development focuses on the design and analysis steps needed to perform these tasks and successfully complete a modern chip design. Microprocessor design authority Tom Dillinger carefully introduces core concepts, and then guides engineers through modeling, functional design validation, design implementation, electrical analysis, and release to manufacturing. Writing from the engineer's perspective, he covers underlying EDA tool algorithms, flows, criteria for assessing project status, and key tradeoffs and interdependencies. This fresh and accessible tutorial will be valuable to all VLSI system designers, senior undergraduate or graduate students of microelectronics design, and companies offering internal courses for engineers at all levels. Reflect complexity, cost, resources, and schedules in planning a chip design project Perform hierarchical design decomposition, floorplanning, and physical integration, addressing DFT, DFM, and DFY requirements Model functionality and behavior, validate designs, and verify formal equivalency Apply EDA tools for logic synthesis, placement, and routing Analyze timing, noise, power, and electrical issues Prepare for manufacturing release and bring-up, from mastering ECOs to qualification This guide is for all VLSI system designers, senior undergraduate or graduate students of microelectronics design, and companies offering internal courses for engineers at all levels. It is applicable to engineering teams undertaking new projects and migrating existing designs to new technologies. Integrated circuits Very large scale integration Integrated circuits Very large scale integration Testing Microelectronics Circuits intégrés à très grande échelle Microélectronique microelectronics Integrated circuits ; Very large scale integration Integrated circuits ; Very large scale integration ; Testing |
| spellingShingle | Dillinger, Thomas E. 1956- VLSI design methodology development Integrated circuits Very large scale integration Integrated circuits Very large scale integration Testing Microelectronics Circuits intégrés à très grande échelle Microélectronique microelectronics Integrated circuits ; Very large scale integration Integrated circuits ; Very large scale integration ; Testing |
| title | VLSI design methodology development |
| title_auth | VLSI design methodology development |
| title_exact_search | VLSI design methodology development |
| title_full | VLSI design methodology development Thomas Dillinger |
| title_fullStr | VLSI design methodology development Thomas Dillinger |
| title_full_unstemmed | VLSI design methodology development Thomas Dillinger |
| title_short | VLSI design methodology development |
| title_sort | vlsi design methodology development |
| topic | Integrated circuits Very large scale integration Integrated circuits Very large scale integration Testing Microelectronics Circuits intégrés à très grande échelle Microélectronique microelectronics Integrated circuits ; Very large scale integration Integrated circuits ; Very large scale integration ; Testing |
| topic_facet | Integrated circuits Very large scale integration Integrated circuits Very large scale integration Testing Microelectronics Circuits intégrés à très grande échelle Microélectronique microelectronics Integrated circuits ; Very large scale integration Integrated circuits ; Very large scale integration ; Testing |
| work_keys_str_mv | AT dillingerthomase vlsidesignmethodologydevelopment |