VLSI design methodology development:
Gespeichert in:
| Beteilige Person: | |
|---|---|
| Format: | Buch |
| Sprache: | Englisch |
| Veröffentlicht: |
[New York, NY]
Pearson Education
[2019]
|
| Schlagwörter: | |
| Umfang: | xvii, 734 Seiten Illustrationen, Diagramme |
| ISBN: | 9780135732410 |
Internformat
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV045893038 | ||
| 003 | DE-604 | ||
| 005 | 20191128 | ||
| 007 | t| | ||
| 008 | 190521s2019 xx a||| |||| 00||| eng d | ||
| 020 | |a 9780135732410 |c pbk |9 978-0-13-573241-0 | ||
| 024 | 3 | |a 9780135732410 | |
| 035 | |a (OCoLC)1122723626 | ||
| 035 | |a (DE-599)BVBBV045893038 | ||
| 040 | |a DE-604 |b ger |e rda | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-29T |a DE-634 | ||
| 100 | 1 | |a Dillinger, Thomas |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a VLSI design methodology development |c Thomas Dillinger |
| 264 | 1 | |a [New York, NY] |b Pearson Education |c [2019] | |
| 300 | |a xvii, 734 Seiten |b Illustrationen, Diagramme | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 0 | 7 | |a Hardwareentwurf |0 (DE-588)4159103-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Hardwareentwurf |0 (DE-588)4159103-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-031276030 | |
Datensatz im Suchindex
| _version_ | 1818985618620809216 |
|---|---|
| any_adam_object | |
| author | Dillinger, Thomas |
| author_facet | Dillinger, Thomas |
| author_role | aut |
| author_sort | Dillinger, Thomas |
| author_variant | t d td |
| building | Verbundindex |
| bvnumber | BV045893038 |
| ctrlnum | (OCoLC)1122723626 (DE-599)BVBBV045893038 |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01030nam a2200325 c 4500</leader><controlfield tag="001">BV045893038</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20191128 </controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">190521s2019 xx a||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780135732410</subfield><subfield code="c">pbk</subfield><subfield code="9">978-0-13-573241-0</subfield></datafield><datafield tag="024" ind1="3" ind2=" "><subfield code="a">9780135732410</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)1122723626</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV045893038</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rda</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield><subfield code="a">DE-634</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Dillinger, Thomas</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VLSI design methodology development</subfield><subfield code="c">Thomas Dillinger</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">[New York, NY]</subfield><subfield code="b">Pearson Education</subfield><subfield code="c">[2019]</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">xvii, 734 Seiten</subfield><subfield code="b">Illustrationen, Diagramme</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Hardwareentwurf</subfield><subfield code="0">(DE-588)4159103-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-031276030</subfield></datafield></record></collection> |
| id | DE-604.BV045893038 |
| illustrated | Illustrated |
| indexdate | 2024-12-20T18:37:46Z |
| institution | BVB |
| isbn | 9780135732410 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-031276030 |
| oclc_num | 1122723626 |
| open_access_boolean | |
| owner | DE-29T DE-634 |
| owner_facet | DE-29T DE-634 |
| physical | xvii, 734 Seiten Illustrationen, Diagramme |
| publishDate | 2019 |
| publishDateSearch | 2019 |
| publishDateSort | 2019 |
| publisher | Pearson Education |
| record_format | marc |
| spelling | Dillinger, Thomas Verfasser aut VLSI design methodology development Thomas Dillinger [New York, NY] Pearson Education [2019] xvii, 734 Seiten Illustrationen, Diagramme txt rdacontent n rdamedia nc rdacarrier Hardwareentwurf (DE-588)4159103-3 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf VLSI (DE-588)4117388-0 s Hardwareentwurf (DE-588)4159103-3 s DE-604 |
| spellingShingle | Dillinger, Thomas VLSI design methodology development Hardwareentwurf (DE-588)4159103-3 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4159103-3 (DE-588)4117388-0 |
| title | VLSI design methodology development |
| title_auth | VLSI design methodology development |
| title_exact_search | VLSI design methodology development |
| title_full | VLSI design methodology development Thomas Dillinger |
| title_fullStr | VLSI design methodology development Thomas Dillinger |
| title_full_unstemmed | VLSI design methodology development Thomas Dillinger |
| title_short | VLSI design methodology development |
| title_sort | vlsi design methodology development |
| topic | Hardwareentwurf (DE-588)4159103-3 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | Hardwareentwurf VLSI |
| work_keys_str_mv | AT dillingerthomas vlsidesignmethodologydevelopment |