Verfügbarkeit: Processor architecture | Technische Universität München

Processor architecture:

Gespeichert in:

Bibliographische Detailangaben
Beteilige Person:	Lavington, Simon H. (VerfasserIn)
Format:	Buch
Sprache:	Englisch
Veröffentlicht:	Manchester NCC Publ. 1976
Ausgabe:	1. publ.
Schlagwörter:	architecture ordinateur conception unité centrale Computer architecture Computerarchitektur Prozessor
Umfang:	126 S. Ill.
ISBN:	085012154X

Internformat

MARC


LEADER	00000nam a2200000zc 4500
001	BV021924870
003	DE-604
005	20040301000000.0
007	t\|
008	950523s1976 xx a\|\|\| \|\|\|\| 00\|\|\| eng d
020			\|a 085012154X \|9 0-85012-154-X
035			\|a (OCoLC)2947898
035			\|a (DE-599)BVBBV021924870
040			\|a DE-604 \|b ger
041	0		\|a eng
049			\|a DE-706
050		0	\|a QA76.9.A73
082	0		\|a 001.6/4
082	0		\|a 004/.3 \|2 19
100	1		\|a Lavington, Simon H. \|e Verfasser \|4 aut
245	1	0	\|a Processor architecture \|c by S. H. Lavington
250			\|a 1. publ.
264		1	\|a Manchester \|b NCC Publ. \|c 1976
300			\|a 126 S. \|b Ill.
336			\|b txt \|2 rdacontent
337			\|b n \|2 rdamedia
338			\|b nc \|2 rdacarrier
650		7	\|a architecture ordinateur \|2 inriac
650		7	\|a conception unité centrale \|2 inriac
650		4	\|a Computer architecture
650	0	7	\|a Computerarchitektur \|0 (DE-588)4048717-9 \|2 gnd \|9 rswk-swf
650	0	7	\|a Prozessor \|0 (DE-588)4176076-1 \|2 gnd \|9 rswk-swf
689	0	0	\|a Computerarchitektur \|0 (DE-588)4048717-9 \|D s
689	0		\|5 DE-604
689	1	0	\|a Prozessor \|0 (DE-588)4176076-1 \|D s
689	1		\|5 DE-604
943	1		\|a oai:aleph.bib-bvb.de:BVB01-015140027

Datensatz im Suchindex

_version_	1818963423883427840
any_adam_object
author	Lavington, Simon H.
author_facet	Lavington, Simon H.
author_role	aut
author_sort	Lavington, Simon H.
author_variant	s h l sh shl
building	Verbundindex
bvnumber	BV021924870
callnumber-first	Q - Science
callnumber-label	QA76
callnumber-raw	QA76.9.A73
callnumber-search	QA76.9.A73
callnumber-sort	QA 276.9 A73
callnumber-subject	QA - Mathematics
ctrlnum	(OCoLC)2947898 (DE-599)BVBBV021924870
dewey-full	001.6/4 004/.3
dewey-hundreds	000 - Computer science, information, general works
dewey-ones	001 - Knowledge 004 - Computer science
dewey-raw	001.6/4 004/.3
dewey-search	001.6/4 004/.3
dewey-sort	11.6 14
dewey-tens	000 - Computer science, information, general works
discipline	Allgemeines Informatik
edition	1. publ.
format	Book
fullrecord	<?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01199nam a2200409zc 4500</leader><controlfield tag="001">BV021924870</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20040301000000.0</controlfield><controlfield tag="007">t\|</controlfield><controlfield tag="008">950523s1976 xx a\|\|\| \|\|\|\| 00\|\|\| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">085012154X</subfield><subfield code="9">0-85012-154-X</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)2947898</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV021924870</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">QA76.9.A73</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">001.6/4</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">004/.3</subfield><subfield code="2">19</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Lavington, Simon H.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Processor architecture</subfield><subfield code="c">by S. H. Lavington</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">1. publ.</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Manchester</subfield><subfield code="b">NCC Publ.</subfield><subfield code="c">1976</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">126 S.</subfield><subfield code="b">Ill.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">architecture ordinateur</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">conception unité centrale</subfield><subfield code="2">inriac</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer architecture</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Prozessor</subfield><subfield code="0">(DE-588)4176076-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Computerarchitektur</subfield><subfield code="0">(DE-588)4048717-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Prozessor</subfield><subfield code="0">(DE-588)4176076-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015140027</subfield></datafield></record></collection>
id	DE-604.BV021924870
illustrated	Illustrated
indexdate	2024-12-20T12:44:59Z
institution	BVB
isbn	085012154X
language	English
oai_aleph_id	oai:aleph.bib-bvb.de:BVB01-015140027
oclc_num	2947898
open_access_boolean
owner	DE-706
owner_facet	DE-706
physical	126 S. Ill.
publishDate	1976
publishDateSearch	1976
publishDateSort	1976
publisher	NCC Publ.
record_format	marc
spelling	Lavington, Simon H. Verfasser aut Processor architecture by S. H. Lavington 1. publ. Manchester NCC Publ. 1976 126 S. Ill. txt rdacontent n rdamedia nc rdacarrier architecture ordinateur inriac conception unité centrale inriac Computer architecture Computerarchitektur (DE-588)4048717-9 gnd rswk-swf Prozessor (DE-588)4176076-1 gnd rswk-swf Computerarchitektur (DE-588)4048717-9 s DE-604 Prozessor (DE-588)4176076-1 s
spellingShingle	Lavington, Simon H. Processor architecture architecture ordinateur inriac conception unité centrale inriac Computer architecture Computerarchitektur (DE-588)4048717-9 gnd Prozessor (DE-588)4176076-1 gnd
subject_GND	(DE-588)4048717-9 (DE-588)4176076-1
title	Processor architecture
title_auth	Processor architecture
title_exact_search	Processor architecture
title_full	Processor architecture by S. H. Lavington
title_fullStr	Processor architecture by S. H. Lavington
title_full_unstemmed	Processor architecture by S. H. Lavington
title_short	Processor architecture
title_sort	processor architecture
topic	architecture ordinateur inriac conception unité centrale inriac Computer architecture Computerarchitektur (DE-588)4048717-9 gnd Prozessor (DE-588)4176076-1 gnd
topic_facet	architecture ordinateur conception unité centrale Computer architecture Computerarchitektur Prozessor
work_keys_str_mv	AT lavingtonsimonh processorarchitecture

Verfügbarkeit

MARC

Datensatz im Suchindex

‌