Introduction to device modeling and circuit simulation:
Gespeichert in:
Beteiligte Personen: | , , |
---|---|
Format: | Buch |
Sprache: | Englisch |
Veröffentlicht: |
New York u.a.
Wiley
1998
|
Schriftenreihe: | A Wiley-Intersience Publication
|
Schlagwörter: | |
Umfang: | XIII, 409 S. zahlr. graph. Darst. |
ISBN: | 0471157783 |
Internformat
MARC
LEADER | 00000nam a2200000 c 4500 | ||
---|---|---|---|
001 | BV012538495 | ||
003 | DE-604 | ||
005 | 20020729 | ||
007 | t| | ||
008 | 990504s1998 xx d||| |||| 00||| eng d | ||
020 | |a 0471157783 |9 0-471-15778-3 | ||
035 | |a (OCoLC)36103870 | ||
035 | |a (DE-599)BVBBV012538495 | ||
040 | |a DE-604 |b ger |e rakddb | ||
041 | 0 | |a eng | |
049 | |a DE-29T | ||
050 | 0 | |a TK7871.85 | |
082 | 0 | |a 621.3815/2/01135369 |2 21 | |
084 | |a ZN 5350 |0 (DE-625)157449: |2 rvk | ||
100 | 1 | |a Fjeldly, Tor A. |e Verfasser |4 aut | |
245 | 1 | 0 | |a Introduction to device modeling and circuit simulation |c Tor A. Fjeldly, Trond Ytterdal and Michael Shur |
264 | 1 | |a New York u.a. |b Wiley |c 1998 | |
300 | |a XIII, 409 S. |b zahlr. graph. Darst. | ||
336 | |b txt |2 rdacontent | ||
337 | |b n |2 rdamedia | ||
338 | |b nc |2 rdacarrier | ||
490 | 0 | |a A Wiley-Intersience Publication | |
650 | 7 | |a SPICE (logiciel) |2 ram | |
650 | 7 | |a Semiconducteurs - Simulation par ordinateur |2 ram | |
650 | 4 | |a Integrated circuits |x Computer-aided design | |
650 | 4 | |a Semiconductors |x Computer simulation | |
650 | 0 | 7 | |a Elektronisches Bauelement |0 (DE-588)4014360-0 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Simulation |0 (DE-588)4055072-2 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a SPICE |g Programm |0 (DE-588)4237438-8 |2 gnd |9 rswk-swf |
650 | 0 | 7 | |a Elektronische Schaltung |0 (DE-588)4113419-9 |2 gnd |9 rswk-swf |
689 | 0 | 0 | |a Elektronisches Bauelement |0 (DE-588)4014360-0 |D s |
689 | 0 | 1 | |a SPICE |g Programm |0 (DE-588)4237438-8 |D s |
689 | 0 | |5 DE-604 | |
689 | 1 | 0 | |a Elektronische Schaltung |0 (DE-588)4113419-9 |D s |
689 | 1 | 1 | |a Simulation |0 (DE-588)4055072-2 |D s |
689 | 1 | 2 | |a SPICE |g Programm |0 (DE-588)4237438-8 |D s |
689 | 1 | |5 DE-604 | |
700 | 1 | |a Ytterdal, Trond |e Verfasser |4 aut | |
700 | 1 | |a Shur, Michael |e Verfasser |4 aut | |
943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-008514169 |
Datensatz im Suchindex
_version_ | 1818955062498557952 |
---|---|
any_adam_object | |
author | Fjeldly, Tor A. Ytterdal, Trond Shur, Michael |
author_facet | Fjeldly, Tor A. Ytterdal, Trond Shur, Michael |
author_role | aut aut aut |
author_sort | Fjeldly, Tor A. |
author_variant | t a f ta taf t y ty m s ms |
building | Verbundindex |
bvnumber | BV012538495 |
callnumber-first | T - Technology |
callnumber-label | TK7871 |
callnumber-raw | TK7871.85 |
callnumber-search | TK7871.85 |
callnumber-sort | TK 47871.85 |
callnumber-subject | TK - Electrical and Nuclear Engineering |
classification_rvk | ZN 5350 |
ctrlnum | (OCoLC)36103870 (DE-599)BVBBV012538495 |
dewey-full | 621.3815/2/01135369 |
dewey-hundreds | 600 - Technology (Applied sciences) |
dewey-ones | 621 - Applied physics |
dewey-raw | 621.3815/2/01135369 |
dewey-search | 621.3815/2/01135369 |
dewey-sort | 3621.3815 12 71135369 |
dewey-tens | 620 - Engineering and allied operations |
discipline | Elektrotechnik / Elektronik / Nachrichtentechnik |
format | Book |
fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01842nam a2200505 c 4500</leader><controlfield tag="001">BV012538495</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20020729 </controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">990504s1998 xx d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0471157783</subfield><subfield code="9">0-471-15778-3</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)36103870</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV012538495</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29T</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7871.85</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815/2/01135369</subfield><subfield code="2">21</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 5350</subfield><subfield code="0">(DE-625)157449:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Fjeldly, Tor A.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Introduction to device modeling and circuit simulation</subfield><subfield code="c">Tor A. Fjeldly, Trond Ytterdal and Michael Shur</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York u.a.</subfield><subfield code="b">Wiley</subfield><subfield code="c">1998</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIII, 409 S.</subfield><subfield code="b">zahlr. graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">A Wiley-Intersience Publication</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">SPICE (logiciel)</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Semiconducteurs - Simulation par ordinateur</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Semiconductors</subfield><subfield code="x">Computer simulation</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Elektronisches Bauelement</subfield><subfield code="0">(DE-588)4014360-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">SPICE</subfield><subfield code="g">Programm</subfield><subfield code="0">(DE-588)4237438-8</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Elektronische Schaltung</subfield><subfield code="0">(DE-588)4113419-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Elektronisches Bauelement</subfield><subfield code="0">(DE-588)4014360-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">SPICE</subfield><subfield code="g">Programm</subfield><subfield code="0">(DE-588)4237438-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Elektronische Schaltung</subfield><subfield code="0">(DE-588)4113419-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="2"><subfield code="a">SPICE</subfield><subfield code="g">Programm</subfield><subfield code="0">(DE-588)4237438-8</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Ytterdal, Trond</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Shur, Michael</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-008514169</subfield></datafield></record></collection> |
id | DE-604.BV012538495 |
illustrated | Illustrated |
indexdate | 2024-12-20T10:32:05Z |
institution | BVB |
isbn | 0471157783 |
language | English |
oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-008514169 |
oclc_num | 36103870 |
open_access_boolean | |
owner | DE-29T |
owner_facet | DE-29T |
physical | XIII, 409 S. zahlr. graph. Darst. |
publishDate | 1998 |
publishDateSearch | 1998 |
publishDateSort | 1998 |
publisher | Wiley |
record_format | marc |
series2 | A Wiley-Intersience Publication |
spelling | Fjeldly, Tor A. Verfasser aut Introduction to device modeling and circuit simulation Tor A. Fjeldly, Trond Ytterdal and Michael Shur New York u.a. Wiley 1998 XIII, 409 S. zahlr. graph. Darst. txt rdacontent n rdamedia nc rdacarrier A Wiley-Intersience Publication SPICE (logiciel) ram Semiconducteurs - Simulation par ordinateur ram Integrated circuits Computer-aided design Semiconductors Computer simulation Elektronisches Bauelement (DE-588)4014360-0 gnd rswk-swf Simulation (DE-588)4055072-2 gnd rswk-swf SPICE Programm (DE-588)4237438-8 gnd rswk-swf Elektronische Schaltung (DE-588)4113419-9 gnd rswk-swf Elektronisches Bauelement (DE-588)4014360-0 s SPICE Programm (DE-588)4237438-8 s DE-604 Elektronische Schaltung (DE-588)4113419-9 s Simulation (DE-588)4055072-2 s Ytterdal, Trond Verfasser aut Shur, Michael Verfasser aut |
spellingShingle | Fjeldly, Tor A. Ytterdal, Trond Shur, Michael Introduction to device modeling and circuit simulation SPICE (logiciel) ram Semiconducteurs - Simulation par ordinateur ram Integrated circuits Computer-aided design Semiconductors Computer simulation Elektronisches Bauelement (DE-588)4014360-0 gnd Simulation (DE-588)4055072-2 gnd SPICE Programm (DE-588)4237438-8 gnd Elektronische Schaltung (DE-588)4113419-9 gnd |
subject_GND | (DE-588)4014360-0 (DE-588)4055072-2 (DE-588)4237438-8 (DE-588)4113419-9 |
title | Introduction to device modeling and circuit simulation |
title_auth | Introduction to device modeling and circuit simulation |
title_exact_search | Introduction to device modeling and circuit simulation |
title_full | Introduction to device modeling and circuit simulation Tor A. Fjeldly, Trond Ytterdal and Michael Shur |
title_fullStr | Introduction to device modeling and circuit simulation Tor A. Fjeldly, Trond Ytterdal and Michael Shur |
title_full_unstemmed | Introduction to device modeling and circuit simulation Tor A. Fjeldly, Trond Ytterdal and Michael Shur |
title_short | Introduction to device modeling and circuit simulation |
title_sort | introduction to device modeling and circuit simulation |
topic | SPICE (logiciel) ram Semiconducteurs - Simulation par ordinateur ram Integrated circuits Computer-aided design Semiconductors Computer simulation Elektronisches Bauelement (DE-588)4014360-0 gnd Simulation (DE-588)4055072-2 gnd SPICE Programm (DE-588)4237438-8 gnd Elektronische Schaltung (DE-588)4113419-9 gnd |
topic_facet | SPICE (logiciel) Semiconducteurs - Simulation par ordinateur Integrated circuits Computer-aided design Semiconductors Computer simulation Elektronisches Bauelement Simulation SPICE Programm Elektronische Schaltung |
work_keys_str_mv | AT fjeldlytora introductiontodevicemodelingandcircuitsimulation AT ytterdaltrond introductiontodevicemodelingandcircuitsimulation AT shurmichael introductiontodevicemodelingandcircuitsimulation |