Gespeichert in:
| Beteiligte Personen: | , |
|---|---|
| Format: | Buch |
| Sprache: | Englisch |
| Veröffentlicht: |
Boston u.a.
Kluwer
1993
|
| Schriftenreihe: | The Kluwer international series in engineering and computer science
198 : VLSI, computer architecture and digital signal processing |
| Schlagwörter: | |
| Umfang: | XX, 269 S. graph. Darst. |
| ISBN: | 0792392817 |
Internformat
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV009557511 | ||
| 003 | DE-604 | ||
| 005 | 19940427 | ||
| 007 | t| | ||
| 008 | 940427s1993 xx d||| |||| 00||| eng d | ||
| 020 | |a 0792392817 |9 0-7923-9281-7 | ||
| 035 | |a (OCoLC)26541403 | ||
| 035 | |a (DE-599)BVBBV009557511 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 |a DE-11 | ||
| 050 | 0 | |a TK7871.99.M44 | |
| 082 | 0 | |a 621.39/5 |2 20 | |
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ELT 272f |2 stub | ||
| 100 | 1 | |a Sapatnekar, Sachin S. |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a Design automation for timing driven layout synthesis |c by Sachin S. Sapatnekar ; Sung-Mo (Steve) Kang |
| 246 | 1 | 3 | |a Design automation for timing-driven layout synthesis |
| 264 | 1 | |a Boston u.a. |b Kluwer |c 1993 | |
| 300 | |a XX, 269 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a The Kluwer international series in engineering and computer science |v 198 : VLSI, computer architecture and digital signal processing | |
| 650 | 4 | |a Integrated circuit layout |x Computer-aided design | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Computer-aided design | |
| 650 | 4 | |a Metal oxide semiconductors, Complementary |x Computer-aided design | |
| 650 | 0 | 7 | |a Entwurfsautomation |0 (DE-588)4312536-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Layout |g Mikroelektronik |0 (DE-588)4264372-7 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a Layout |g Mikroelektronik |0 (DE-588)4264372-7 |D s |
| 689 | 0 | 1 | |a Entwurfsautomation |0 (DE-588)4312536-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 700 | 1 | |a Kang, Sung-Mo S. |e Verfasser |4 aut | |
| 830 | 0 | |a The Kluwer international series in engineering and computer science |v 198 : VLSI, computer architecture and digital signal processing |w (DE-604)BV023545171 |9 198 | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-006314976 | |
Datensatz im Suchindex
| DE-BY-TUM_call_number | 0001 94 A 1617 0834 CD.262 |
|---|---|
| DE-BY-TUM_katkey | 623946 |
| DE-BY-TUM_location | Mag LSB |
| DE-BY-TUM_media_number | 040000126010 TEMP2953561 |
| _version_ | 1821930997191540736 |
| any_adam_object | |
| author | Sapatnekar, Sachin S. Kang, Sung-Mo S. |
| author_facet | Sapatnekar, Sachin S. Kang, Sung-Mo S. |
| author_role | aut aut |
| author_sort | Sapatnekar, Sachin S. |
| author_variant | s s s ss sss s m s k sms smsk |
| building | Verbundindex |
| bvnumber | BV009557511 |
| callnumber-first | T - Technology |
| callnumber-label | TK7871 |
| callnumber-raw | TK7871.99.M44 |
| callnumber-search | TK7871.99.M44 |
| callnumber-sort | TK 47871.99 M44 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 190 |
| classification_tum | ELT 272f |
| ctrlnum | (OCoLC)26541403 (DE-599)BVBBV009557511 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01868nam a2200445 cb4500</leader><controlfield tag="001">BV009557511</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">19940427 </controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">940427s1993 xx d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0792392817</subfield><subfield code="9">0-7923-9281-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)26541403</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV009557511</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-11</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7871.99.M44</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 272f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Sapatnekar, Sachin S.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Design automation for timing driven layout synthesis</subfield><subfield code="c">by Sachin S. Sapatnekar ; Sung-Mo (Steve) Kang</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">Design automation for timing-driven layout synthesis</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston u.a.</subfield><subfield code="b">Kluwer</subfield><subfield code="c">1993</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XX, 269 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">198 : VLSI, computer architecture and digital signal processing</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuit layout</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Metal oxide semiconductors, Complementary</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Layout</subfield><subfield code="g">Mikroelektronik</subfield><subfield code="0">(DE-588)4264372-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Layout</subfield><subfield code="g">Mikroelektronik</subfield><subfield code="0">(DE-588)4264372-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurfsautomation</subfield><subfield code="0">(DE-588)4312536-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Kang, Sung-Mo S.</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">The Kluwer international series in engineering and computer science</subfield><subfield code="v">198 : VLSI, computer architecture and digital signal processing</subfield><subfield code="w">(DE-604)BV023545171</subfield><subfield code="9">198</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-006314976</subfield></datafield></record></collection> |
| id | DE-604.BV009557511 |
| illustrated | Illustrated |
| indexdate | 2024-12-20T09:38:19Z |
| institution | BVB |
| isbn | 0792392817 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-006314976 |
| oclc_num | 26541403 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM DE-11 |
| owner_facet | DE-91 DE-BY-TUM DE-11 |
| physical | XX, 269 S. graph. Darst. |
| publishDate | 1993 |
| publishDateSearch | 1993 |
| publishDateSort | 1993 |
| publisher | Kluwer |
| record_format | marc |
| series | The Kluwer international series in engineering and computer science |
| series2 | The Kluwer international series in engineering and computer science |
| spellingShingle | Sapatnekar, Sachin S. Kang, Sung-Mo S. Design automation for timing driven layout synthesis The Kluwer international series in engineering and computer science Integrated circuit layout Computer-aided design Integrated circuits Very large scale integration Computer-aided design Metal oxide semiconductors, Complementary Computer-aided design Entwurfsautomation (DE-588)4312536-0 gnd Layout Mikroelektronik (DE-588)4264372-7 gnd |
| subject_GND | (DE-588)4312536-0 (DE-588)4264372-7 |
| title | Design automation for timing driven layout synthesis |
| title_alt | Design automation for timing-driven layout synthesis |
| title_auth | Design automation for timing driven layout synthesis |
| title_exact_search | Design automation for timing driven layout synthesis |
| title_full | Design automation for timing driven layout synthesis by Sachin S. Sapatnekar ; Sung-Mo (Steve) Kang |
| title_fullStr | Design automation for timing driven layout synthesis by Sachin S. Sapatnekar ; Sung-Mo (Steve) Kang |
| title_full_unstemmed | Design automation for timing driven layout synthesis by Sachin S. Sapatnekar ; Sung-Mo (Steve) Kang |
| title_short | Design automation for timing driven layout synthesis |
| title_sort | design automation for timing driven layout synthesis |
| topic | Integrated circuit layout Computer-aided design Integrated circuits Very large scale integration Computer-aided design Metal oxide semiconductors, Complementary Computer-aided design Entwurfsautomation (DE-588)4312536-0 gnd Layout Mikroelektronik (DE-588)4264372-7 gnd |
| topic_facet | Integrated circuit layout Computer-aided design Integrated circuits Very large scale integration Computer-aided design Metal oxide semiconductors, Complementary Computer-aided design Entwurfsautomation Layout Mikroelektronik |
| volume_link | (DE-604)BV023545171 |
| work_keys_str_mv | AT sapatnekarsachins designautomationfortimingdrivenlayoutsynthesis AT kangsungmos designautomationfortimingdrivenlayoutsynthesis |
Bibliotheksmagazin
| Signatur: | 0001 94 A 1617 |
|---|---|
| Exemplar 1 | Ausleihbar Am Standort |
Handapparate (nicht verfügbar)
| Signatur: | 0834 CD.262 |
|---|---|
| Exemplar 1 | Dauerhaft ausgeliehen Ausgeliehen |