Formal specification and verification in VLSI design:
Saved in:
| Main Author: | |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Edinburgh
Edinburgh Univ. Press
1990
|
| Series: | Edinburgh information technology series
8 |
| Subjects: | |
| Physical Description: | IX, 195 S. |
| ISBN: | 0748601597 |
Staff View
MARC
| LEADER | 00000nam a2200000 cb4500 | ||
|---|---|---|---|
| 001 | BV004441864 | ||
| 003 | DE-604 | ||
| 005 | 20020802 | ||
| 007 | t| | ||
| 008 | 910809s1990 xx |||| 00||| engod | ||
| 020 | |a 0748601597 |9 0-7486-0159-7 | ||
| 035 | |a (OCoLC)25631748 | ||
| 035 | |a (DE-599)BVBBV004441864 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 |a DE-739 | ||
| 050 | 0 | |a TK7874 | |
| 082 | 0 | |a 621.39/5 |2 20 | |
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ELT 272f |2 stub | ||
| 100 | 1 | |a Davie, Bruce S. |e Verfasser |0 (DE-588)122327535 |4 aut | |
| 245 | 1 | 0 | |a Formal specification and verification in VLSI design |c Bruce S. Davie |
| 264 | 1 | |a Edinburgh |b Edinburgh Univ. Press |c 1990 | |
| 300 | |a IX, 195 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Edinburgh information technology series |v 8 | |
| 650 | 4 | |a Integrated circuits |x Verification | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Computer-aided design | |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 0 | |5 DE-604 | |
| 830 | 0 | |a Edinburgh information technology series |v 8 |w (DE-604)BV000725105 |9 8 | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-002755620 | |
Record in the Search Index
| DE-BY-TUM_call_number | 0001 91 A 1767 |
|---|---|
| DE-BY-TUM_katkey | 526378 |
| DE-BY-TUM_location | Mag |
| DE-BY-TUM_media_number | 040000301466 |
| _version_ | 1821938001750523906 |
| any_adam_object | |
| author | Davie, Bruce S. |
| author_GND | (DE-588)122327535 |
| author_facet | Davie, Bruce S. |
| author_role | aut |
| author_sort | Davie, Bruce S. |
| author_variant | b s d bs bsd |
| building | Verbundindex |
| bvnumber | BV004441864 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874 |
| callnumber-search | TK7874 |
| callnumber-sort | TK 47874 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 190 |
| classification_tum | ELT 272f |
| ctrlnum | (OCoLC)25631748 (DE-599)BVBBV004441864 |
| dewey-full | 621.39/5 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.39/5 |
| dewey-search | 621.39/5 |
| dewey-sort | 3621.39 15 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01377nam a2200409 cb4500</leader><controlfield tag="001">BV004441864</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20020802 </controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">910809s1990 xx |||| 00||| engod</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0748601597</subfield><subfield code="9">0-7486-0159-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)25631748</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV004441864</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-739</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/5</subfield><subfield code="2">20</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 272f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Davie, Bruce S.</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)122327535</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Formal specification and verification in VLSI design</subfield><subfield code="c">Bruce S. Davie</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Edinburgh</subfield><subfield code="b">Edinburgh Univ. Press</subfield><subfield code="c">1990</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">IX, 195 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Edinburgh information technology series</subfield><subfield code="v">8</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Computer-aided design</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Edinburgh information technology series</subfield><subfield code="v">8</subfield><subfield code="w">(DE-604)BV000725105</subfield><subfield code="9">8</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-002755620</subfield></datafield></record></collection> |
| id | DE-604.BV004441864 |
| illustrated | Not Illustrated |
| indexdate | 2024-12-20T08:18:18Z |
| institution | BVB |
| isbn | 0748601597 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-002755620 |
| oclc_num | 25631748 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM DE-739 |
| owner_facet | DE-91 DE-BY-TUM DE-739 |
| physical | IX, 195 S. |
| publishDate | 1990 |
| publishDateSearch | 1990 |
| publishDateSort | 1990 |
| publisher | Edinburgh Univ. Press |
| record_format | marc |
| series | Edinburgh information technology series |
| series2 | Edinburgh information technology series |
| spellingShingle | Davie, Bruce S. Formal specification and verification in VLSI design Edinburgh information technology series Integrated circuits Verification Integrated circuits Very large scale integration Computer-aided design Entwurf (DE-588)4121208-3 gnd VLSI (DE-588)4117388-0 gnd |
| subject_GND | (DE-588)4121208-3 (DE-588)4117388-0 |
| title | Formal specification and verification in VLSI design |
| title_auth | Formal specification and verification in VLSI design |
| title_exact_search | Formal specification and verification in VLSI design |
| title_full | Formal specification and verification in VLSI design Bruce S. Davie |
| title_fullStr | Formal specification and verification in VLSI design Bruce S. Davie |
| title_full_unstemmed | Formal specification and verification in VLSI design Bruce S. Davie |
| title_short | Formal specification and verification in VLSI design |
| title_sort | formal specification and verification in vlsi design |
| topic | Integrated circuits Verification Integrated circuits Very large scale integration Computer-aided design Entwurf (DE-588)4121208-3 gnd VLSI (DE-588)4117388-0 gnd |
| topic_facet | Integrated circuits Verification Integrated circuits Very large scale integration Computer-aided design Entwurf VLSI |
| volume_link | (DE-604)BV000725105 |
| work_keys_str_mv | AT daviebruces formalspecificationandverificationinvlsidesign |
Order paper/chapter scan
Closed Stacks
| Call Number: |
0001 91 A 1767
Floor plan |
|---|---|
| Copy 1 | Available for loan On Shelf |